Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2224725/?format=api
{ "id": 2224725, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2224725/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260418-waveshare-dsi-touch-v4-4-b249f3e702bd@oss.qualcomm.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/1.2/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260418-waveshare-dsi-touch-v4-4-b249f3e702bd@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-04-17T23:16:23", "name": "[v4,4/4] gpio: add GPIO controller found on Waveshare DSI TOUCH panels", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "260fc97edcb1fa8c4e087a7c2e234428278a6610", "submitter": { "id": 90483, "url": "http://patchwork.ozlabs.org/api/1.2/people/90483/?format=api", "name": "Dmitry Baryshkov", "email": "dmitry.baryshkov@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260418-waveshare-dsi-touch-v4-4-b249f3e702bd@oss.qualcomm.com/mbox/", "series": [ { "id": 500410, "url": "http://patchwork.ozlabs.org/api/1.2/series/500410/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=500410", "date": "2026-04-17T23:16:22", "name": "drm/panel: support Waveshare DSI TOUCH kits", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/500410/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2224725/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2224725/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-gpio+bounces-35222-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=J8On6Anc;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=bdqa32KJ;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35222-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"J8On6Anc\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"bdqa32KJ\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.180.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fy9lv351Cz1yGt\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 18 Apr 2026 09:18:03 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 490A83093E1B\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 17 Apr 2026 23:16:51 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id BD6E037F8CA;\n\tFri, 17 Apr 2026 23:16:43 +0000 (UTC)", "from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id F0DEB3803C1\n\tfor <linux-gpio@vger.kernel.org>; Fri, 17 Apr 2026 23:16:41 +0000 (UTC)", "from pps.filterd (m0279869.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63HG4YwI455000\n\tfor <linux-gpio@vger.kernel.org>; Fri, 17 Apr 2026 23:16:41 GMT", "from mail-qt1-f200.google.com (mail-qt1-f200.google.com\n [209.85.160.200])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dkg88u2ss-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Fri, 17 Apr 2026 23:16:40 +0000 (GMT)", "by mail-qt1-f200.google.com with SMTP id\n d75a77b69052e-50e2eeebd33so29326961cf.2\n for <linux-gpio@vger.kernel.org>;\n Fri, 17 Apr 2026 16:16:40 -0700 (PDT)", "from umbar.lan\n (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi.\n [2001:14ba:a073:af00:264b:feff:fe8b:be8a])\n by smtp.gmail.com with ESMTPSA id\n 2adb3069b0e04-5a4185ad12asm815695e87.1.2026.04.17.16.16.36\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Fri, 17 Apr 2026 16:16:36 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776467803; cv=none;\n b=thwrc6Hduu75tkCHDyLgiU1w3wGaH9yE22tnNR8SxiJV9mtuTuOxhV1lMqWEwXYRFRtuJXbIG8rNiOGzuw7QHwwjslRieDNLnECtguLv4R8zehZSzy/I3YPWvLjGQx6SVn0QOLevAhje7P593KPYo/tW8TmeAeanzSAwfgqzwgQ=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776467803; c=relaxed/simple;\n\tbh=LLB5S+fq0OkGtz5fZjjGOedSRUpC3QiVTV63iuC2ud8=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=HQoGO0Ba80r7RT52Ag91oVVr1Ryo34aVettFvkMp404WGvYfBdNgjSkKaNKPMz92M3hcAOH4Ek6VMnmK5PbE8yR+ENVqbAmWilJCkdOFQIQ3ddbvnVkM5Q4FS16CKNpnTTsZ3Q/BNFFTrzRQ0ejumwC2BiufbAC8V4RfQLSf8UA=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=J8On6Anc;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=bdqa32KJ; arc=none smtp.client-ip=205.220.180.131", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\t/4NBXSH4Is2yC5xbwXreHyoFBggJh0nMi8dZy/+Iqn0=; b=J8On6AncEsQT7uOi\n\tnXaMI5BqK+Lf//c+rn4aagri5zbmE20z6U7jHZXYrzEVBpo7Wk3hNxhrSMNwdfUX\n\tpkFLevmbt5Y4xjEZLX97znFWMXJJQ7E6esIAbYP71tAaRcZYOTFDN1Nht7atqDCb\n\tvfDIyQRl4+B7fhHahlDuOANHnOH1th9D9xMY/xsb/yMc4sx/4COdJeu/N1nV4FUK\n\tLpbtfedzM80U3pWPHV1QPQHNbLjTYZnwUmcb3R7ZnVTbFGnLaw+k7joFqm0YAh+f\n\tGSGNod66XmXFjeC72WBMKqH4cJ+NWrfnKhkngOXntH5qaN5WQEyLhXAhUmcWSLbx\n\tRta4nw==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1776467800; x=1777072600;\n darn=vger.kernel.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to;\n bh=/4NBXSH4Is2yC5xbwXreHyoFBggJh0nMi8dZy/+Iqn0=;\n b=bdqa32KJhlFPKdhdlgSYPCYc8i0Z1QLOLcGONBgAdruWjCc93SKlj7gzbz1p3u55Yk\n RUgmJ0x9mQ8prnLau94meH++sAglNsbqCbbWqA8TW+RuwAZCPNZ2AX0iIUTdPTISvdnj\n yKmqpPD0akgGBfH/O5oyKZX/gbdvptkzsw/q/3XE0LodkgT5f/pC5WvXF34SDlp1ba2U\n DMvXTOX4LVgWOSDjljqEA1PlFAmLBDSW9JvTMXvxXoZpuqDXyLwWaDgewWdoP0/NNVdU\n THOY79TJw346YXNxBJ4fShhHtxftsAOZJdOe/Y53St4h8AO3+f0tRqhaD8pCW9PTDW+E\n VPig==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776467800; x=1777072600;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=/4NBXSH4Is2yC5xbwXreHyoFBggJh0nMi8dZy/+Iqn0=;\n b=hdk+Hza+98y9HCrCC32+H0dZRWox1Nf3rp7sufrPx2d1S5sHhhoKsV+nPh1kVPWYsx\n HyjBmFodzQEEqvns6EhUx6YiBbthPFcpaVI7SVMXx/uS789DWAV2oUzhL8CypJsrjsOP\n +M1l2LV2SuwGMm/rqUfhlWB1VSn0AWRBKQYjH6PIc175GBZ3oKYyQdMF0BtHYng4RWjY\n YMmvoGUW3s5iN5lW8OM/KOnriVewZc4/MeIv6lRHFX8MAy7hFqvPHOB+kJJecTzh2mXD\n a8VcV6eshS1HS7BVwHUa+j0ig6w4U2n8HNUqCRPARp497ijlJ1n6CRq9SR4cDCnhq9EA\n hdQg==", "X-Forwarded-Encrypted": "i=1;\n AFNElJ9NXHMor7B1Y0eD4bEZr3QAYV2kOA5XVMZC6euLSvZ4Okb30IYbzz4R+CnREIAenhgHPTUuyu/5mmnF@vger.kernel.org", "X-Gm-Message-State": "AOJu0YyDGLtrR3YYhTrrrXmXARblWdGINaZjSUcRaulp8y5IvOOJURAV\n\tnQrQGHnZyAZIOc66hRzX3dCWu+dADC1BdhVrXE+S7MB64Ww208C2mNdD2IHqImTbGkOQY3wmbVQ\n\tm3Xrp0yD4aaCS0jdlLoCOfPubypJ66q7jN2nEttKS1RPOpb62jzac+lUuVUNdkLmV", "X-Gm-Gg": "AeBDiesYARijISxc8O7faXXbgQEvey0OaYfdJGossRd0/AbJPDqn4Y0n2TKTbv3P0ww\n\tOR2KX6yYRnlht4aA3U0qsh6GmzXrpaXapk1DLOB9dQaoX7A9liiqgrv8qhrHxq6JDwHdUd0Cohp\n\tI9dTfdj5IHlvftkq5CdUzgNWG71+4uWgWSDC5Wz7JsKkbHoE7bRqPDAPLrIUChNgZUcrO0WXH6w\n\t7cXOpx4q8LuFU2yFsMLpHNsgIIFxa/P+/nrlRvobc+xdxuWt40uKhn0tZv7/sIO515TYm/HPqW9\n\t3X0e5ZcZknugwhNBCtyxOcRjlNfdwGlYXkACuGKz37gY9SQL9NxrHcE/Fkn+YPoPDrXKbg5j9dD\n\tW1HAcp1WB+9miZOihBfYzIoukem6l5DtkYbelVztXCygcKUR0Vk3sXFxuKEmYIWdIuUwwnTyXh4\n\tparZp/jkceWfYVtMSAL3ZkvZubbbpfRST1jcMMN/XtKn5Ubu82pxJMju/7", "X-Received": [ "by 2002:ac8:7e8b:0:b0:50b:3e14:47f9 with SMTP id\n d75a77b69052e-50e36b4004dmr71207341cf.18.1776467800142;\n Fri, 17 Apr 2026 16:16:40 -0700 (PDT)", "by 2002:ac8:7e8b:0:b0:50b:3e14:47f9 with SMTP id\n d75a77b69052e-50e36b4004dmr71206821cf.18.1776467799621;\n Fri, 17 Apr 2026 16:16:39 -0700 (PDT)" ], "From": "Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>", "Date": "Sat, 18 Apr 2026 02:16:23 +0300", "Subject": "[PATCH v4 4/4] gpio: add GPIO controller found on Waveshare DSI\n TOUCH panels", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "Message-Id": "<20260418-waveshare-dsi-touch-v4-4-b249f3e702bd@oss.qualcomm.com>", "References": "<20260418-waveshare-dsi-touch-v4-0-b249f3e702bd@oss.qualcomm.com>", "In-Reply-To": "<20260418-waveshare-dsi-touch-v4-0-b249f3e702bd@oss.qualcomm.com>", "To": "Neil Armstrong <neil.armstrong@linaro.org>,\n Jessica Zhang <jesszhan0024@gmail.com>,\n David Airlie <airlied@gmail.com>, Simona Vetter <simona@ffwll.ch>,\n Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,\n Maxime Ripard <mripard@kernel.org>,\n Thomas Zimmermann <tzimmermann@suse.de>,\n Rob Herring <robh@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>,\n Cong Yang <yangcong5@huaqin.corp-partner.google.com>,\n Ondrej Jirman <megi@xff.cz>,\n Javier Martinez Canillas <javierm@redhat.com>,\n Jagan Teki <jagan@edgeble.ai>, Liam Girdwood <lgirdwood@gmail.com>,\n Mark Brown <broonie@kernel.org>, Linus Walleij <linusw@kernel.org>,\n Bartosz Golaszewski <brgl@kernel.org>,\n Jie Gan <jie.gan@oss.qualcomm.com>", "Cc": "dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org,\n linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org,\n Riccardo Mereu <r.mereu@arduino.cc>", "X-Mailer": "b4 0.15.1", "X-Developer-Signature": "v=1; a=openpgp-sha256; l=7752;\n i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id;\n bh=LLB5S+fq0OkGtz5fZjjGOedSRUpC3QiVTV63iuC2ud8=;\n b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBp4r9JDpfhol8AoFz4jD5vkT+meGyDTMarU9bf4\n 0SrjTu9wViJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaeK/SQAKCRCLPIo+Aiko\n 1YToB/9g1+pGdvvJwBjuO+QerWMC6htvuKdbCWaWfW3Ub/3Gjm5uQ/aT22qdXM7+DG9dBlfXQQZ\n yOCIUPrmbFVsBZidylfPky22sBwJcciv4tY4ud3K9qruS6rVOd6Eq3TA0k0rRuloLI2v/8OPUl4\n ads9WVQ1NEKG8ttZhjMRfAAJLci5IRHYRgDvJ832t5hHxJWQ8K1zT1ftdQ1nh6EXolGf+u3r3mW\n AwxroDcnDomfHF/cTp9WCxxx65eCrMoY3urLVYtu37lK+MsLwyJ27V53reFD5mj79OiMPwewzcX\n ynlLCCXy6XKXzb5pKwXY/4ZA9Ha/tMiFmCiAcY5tjlpaQW+X", "X-Developer-Key": "i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp;\n fpr=8F88381DD5C873E4AE487DA5199BF1243632046A", "X-Proofpoint-ORIG-GUID": "vG6Pcoj3FozCZZyAZELdmMSiLPBx7xVP", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDE3MDIzMSBTYWx0ZWRfXxz/2x4b5W+yV\n FYAY19I45ebXQh9Q5nIjTdg5Bn9sHWpAfC963FTvhIAXb2L2G0n0ZQFEh1Ft7NXjaR0kdBE7gpC\n u6RQNXOJXLrFmN+ywtKgkxp0zqIPtdTNGG2GBXC3ryxWFDLxUDznJzd/nOoKheue1+B2whiDJZZ\n lnjpFhfF5S01qt6GHoIOuCMB/iRsSYlspxRwP4PBInw+1EbkWSHVzje8VKhBQ+tmUw6c7dd0BUT\n Ew6y0rQVHynphX6cc4Ooj+X/IePwreShjctj2nxfXZT7n4LUJ6mWAT0jd2eiTK9C0wpY+3ciT5i\n 2uhQO2y4B8HznPEVNRcGICP0z1GF6wX3o/cjp0n/eCG6vOCWNTpa1LQHfGrdDTgK3SOJY5hQ3ZI\n qJg+gcLI1uBAhR5bJnT/mp24aqQbMopHdcWG7P9cC844snYXvssNG/E93l5MJ61JzkfiDvmcF7x\n B6A7rW4J6P0vTRpj06A==", "X-Authority-Analysis": "v=2.4 cv=X+Fi7mTe c=1 sm=1 tr=0 ts=69e2bf58 cx=c_pps\n a=JbAStetqSzwMeJznSMzCyw==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8\n a=BBJQNc9AFPM2Ar9AcygA:9 a=QEXdDO2ut3YA:10 a=uxP6HrT_eTzRwkO_Te1X:22", "X-Proofpoint-GUID": "vG6Pcoj3FozCZZyAZELdmMSiLPBx7xVP", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-17_02,2026-04-17_04,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n phishscore=0 clxscore=1015 spamscore=0 impostorscore=0 lowpriorityscore=0\n bulkscore=0 priorityscore=1501 malwarescore=0 adultscore=0 suspectscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604070000 definitions=main-2604170231" }, "content": "The Waveshare DSI TOUCH family of panels has separate on-board GPIO\ncontroller, which controls power supplies to the panel and the touch\nscreen and provides reset pins for both the panel and the touchscreen.\nAlso it provides a simple PWM controller for panel backlight. Add\nsupport for this GPIO controller.\n\nTested-by: Riccardo Mereu <r.mereu@arduino.cc>\nSigned-off-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>\n---\n drivers/gpio/Kconfig | 10 ++\n drivers/gpio/Makefile | 1 +\n drivers/gpio/gpio-waveshare-dsi.c | 208 ++++++++++++++++++++++++++++++++++++++\n 3 files changed, 219 insertions(+)", "diff": "diff --git a/drivers/gpio/Kconfig b/drivers/gpio/Kconfig\nindex b45fb799e36c..e24ad7e32034 100644\n--- a/drivers/gpio/Kconfig\n+++ b/drivers/gpio/Kconfig\n@@ -804,6 +804,16 @@ config GPIO_VISCONTI\n \thelp\n \t Say yes here to support GPIO on Tohisba Visconti.\n \n+config GPIO_WAVESHARE_DSI_TOUCH\n+\ttristate \"Waveshare GPIO controller for DSI panels\"\n+\tdepends on BACKLIGHT_CLASS_DEVICE\n+\tdepends on I2C\n+\tselect REGMAP_I2C\n+\thelp\n+\t Enable support for the GPIO and PWM controller found on Waveshare DSI\n+\t TOUCH panel kits. It provides GPIOs (used for regulator control and\n+ resets) and backlight support.\n+\n config GPIO_WCD934X\n \ttristate \"Qualcomm Technologies Inc WCD9340/WCD9341 GPIO controller driver\"\n \tdepends on MFD_WCD934X && OF_GPIO\ndiff --git a/drivers/gpio/Makefile b/drivers/gpio/Makefile\nindex c05f7d795c43..94f16f0f28d9 100644\n--- a/drivers/gpio/Makefile\n+++ b/drivers/gpio/Makefile\n@@ -206,6 +206,7 @@ obj-$(CONFIG_GPIO_VIRTUSER)\t\t+= gpio-virtuser.o\n obj-$(CONFIG_GPIO_VIRTIO)\t\t+= gpio-virtio.o\n obj-$(CONFIG_GPIO_VISCONTI)\t\t+= gpio-visconti.o\n obj-$(CONFIG_GPIO_VX855)\t\t+= gpio-vx855.o\n+obj-$(CONFIG_GPIO_WAVESHARE_DSI_TOUCH)\t+= gpio-waveshare-dsi.o\n obj-$(CONFIG_GPIO_WCD934X)\t\t+= gpio-wcd934x.o\n obj-$(CONFIG_GPIO_WHISKEY_COVE)\t\t+= gpio-wcove.o\n obj-$(CONFIG_GPIO_WINBOND)\t\t+= gpio-winbond.o\ndiff --git a/drivers/gpio/gpio-waveshare-dsi.c b/drivers/gpio/gpio-waveshare-dsi.c\nnew file mode 100644\nindex 000000000000..38f52351bb58\n--- /dev/null\n+++ b/drivers/gpio/gpio-waveshare-dsi.c\n@@ -0,0 +1,208 @@\n+// SPDX-License-Identifier: GPL-2.0\n+/*\n+ * Copyright (C) 2024 Waveshare International Limited\n+ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.\n+ */\n+\n+#include <linux/backlight.h>\n+#include <linux/err.h>\n+#include <linux/fb.h>\n+#include <linux/gpio/driver.h>\n+#include <linux/module.h>\n+#include <linux/of.h>\n+#include <linux/regmap.h>\n+\n+/* I2C registers of the microcontroller. */\n+#define REG_TP\t\t0x94\n+#define REG_LCD\t\t0x95\n+#define REG_PWM\t\t0x96\n+#define REG_SIZE\t0x97\n+#define REG_ID\t\t0x98\n+#define REG_VERSION\t0x99\n+\n+enum {\n+\tGPIO_AVDD = 0,\n+\tGPIO_PANEL_RESET = 1,\n+\tGPIO_BL_ENABLE = 2,\n+\tGPIO_IOVCC = 4,\n+\tGPIO_VCC = 8,\n+\tGPIO_TS_RESET = 9,\n+};\n+\n+#define NUM_GPIO 16\n+\n+struct waveshare_gpio {\n+\tstruct mutex dir_lock;\n+\tstruct mutex pwr_lock;\n+\tstruct regmap *regmap;\n+\tu16 poweron_state;\n+\n+\tstruct gpio_chip gc;\n+};\n+\n+static const struct regmap_config waveshare_gpio_regmap_config = {\n+\t.reg_bits = 8,\n+\t.val_bits = 8,\n+\t.max_register = REG_VERSION,\n+};\n+\n+static int waveshare_gpio_get(struct waveshare_gpio *state, unsigned int offset)\n+{\n+\tu16 pwr_state;\n+\n+\tguard(mutex)(&state->pwr_lock);\n+\tpwr_state = state->poweron_state & BIT(offset);\n+\n+\treturn !!pwr_state;\n+}\n+\n+static int waveshare_gpio_set(struct waveshare_gpio *state, unsigned int offset, int value)\n+{\n+\tu16 last_val;\n+\tint err;\n+\n+\tguard(mutex)(&state->pwr_lock);\n+\n+\tlast_val = state->poweron_state;\n+\tif (value)\n+\t\tlast_val |= BIT(offset);\n+\telse\n+\t\tlast_val &= ~BIT(offset);\n+\n+\tstate->poweron_state = last_val;\n+\n+\terr = regmap_write(state->regmap, REG_TP, last_val >> 8);\n+\tif (!err)\n+\t\terr = regmap_write(state->regmap, REG_LCD, last_val & 0xff);\n+\n+\treturn err;\n+}\n+\n+static int waveshare_gpio_gpio_get_direction(struct gpio_chip *gc, unsigned int offset)\n+{\n+\treturn GPIO_LINE_DIRECTION_OUT;\n+}\n+\n+static int waveshare_gpio_gpio_get(struct gpio_chip *gc, unsigned int offset)\n+{\n+\tstruct waveshare_gpio *state = gpiochip_get_data(gc);\n+\n+\treturn waveshare_gpio_get(state, offset);\n+}\n+\n+static int waveshare_gpio_gpio_set(struct gpio_chip *gc, unsigned int offset, int value)\n+{\n+\tstruct waveshare_gpio *state = gpiochip_get_data(gc);\n+\n+\treturn waveshare_gpio_set(state, offset, value);\n+}\n+\n+static int waveshare_gpio_update_status(struct backlight_device *bl)\n+{\n+\tstruct waveshare_gpio *state = bl_get_data(bl);\n+\tint brightness = backlight_get_brightness(bl);\n+\n+\twaveshare_gpio_set(state, GPIO_BL_ENABLE, brightness);\n+\n+\treturn regmap_write(state->regmap, REG_PWM, brightness);\n+}\n+\n+static const struct backlight_ops waveshare_gpio_bl = {\n+\t.update_status = waveshare_gpio_update_status,\n+};\n+\n+static int waveshare_gpio_probe(struct i2c_client *i2c)\n+{\n+\tstruct backlight_properties props = {};\n+\tstruct waveshare_gpio *state;\n+\tstruct device *dev = &i2c->dev;\n+\tstruct backlight_device *bl;\n+\tstruct regmap *regmap;\n+\tunsigned int data;\n+\tint ret;\n+\n+\tstate = devm_kzalloc(dev, sizeof(*state), GFP_KERNEL);\n+\tif (!state)\n+\t\treturn -ENOMEM;\n+\n+\tret = devm_mutex_init(dev, &state->dir_lock);\n+\tif (ret)\n+\t\treturn ret;\n+\n+\tret = devm_mutex_init(dev, &state->pwr_lock);\n+\tif (ret)\n+\t\treturn ret;\n+\n+\tregmap = devm_regmap_init_i2c(i2c, &waveshare_gpio_regmap_config);\n+\tif (IS_ERR(regmap))\n+\t\treturn dev_err_probe(dev, PTR_ERR(regmap), \"Failed to allocate register map\\n\");\n+\n+\tstate->regmap = regmap;\n+\ti2c_set_clientdata(i2c, state);\n+\n+\tret = regmap_read(regmap, REG_ID, &data);\n+\tif (ret < 0)\n+\t\treturn dev_err_probe(dev, ret, \"Failed to read register\\n\");\n+\n+\tdev_dbg(dev, \"waveshare panel hw id = 0x%x\\n\", data);\n+\n+\tret = regmap_read(regmap, REG_SIZE, &data);\n+\tif (ret < 0)\n+\t\treturn dev_err_probe(dev, ret, \"Failed to read register\\n\");\n+\n+\tdev_dbg(dev, \"waveshare panel size = %d\\n\", data);\n+\n+\tret = regmap_read(regmap, REG_VERSION, &data);\n+\tif (ret < 0)\n+\t\treturn dev_err_probe(dev, ret, \"Failed to read register\\n\");\n+\n+\tdev_dbg(dev, \"waveshare panel mcu version = 0x%x\\n\", data);\n+\n+\tret = waveshare_gpio_set(state, GPIO_TS_RESET, 1);\n+\tif (ret)\n+\t\treturn dev_err_probe(dev, ret, \"Failed to program GPIOs\\n\");\n+\n+\tmsleep(20);\n+\n+\tstate->gc.parent = dev;\n+\tstate->gc.label = i2c->name;\n+\tstate->gc.owner = THIS_MODULE;\n+\tstate->gc.base = -1;\n+\tstate->gc.ngpio = NUM_GPIO;\n+\n+\t/* it is output only */\n+\tstate->gc.get = waveshare_gpio_gpio_get;\n+\tstate->gc.set = waveshare_gpio_gpio_set;\n+\tstate->gc.get_direction = waveshare_gpio_gpio_get_direction;\n+\tstate->gc.can_sleep = true;\n+\n+\tret = devm_gpiochip_add_data(dev, &state->gc, state);\n+\tif (ret)\n+\t\treturn dev_err_probe(dev, ret, \"Failed to create gpiochip\\n\");\n+\n+\tprops.type = BACKLIGHT_RAW;\n+\tprops.max_brightness = 255;\n+\tprops.brightness = 255;\n+\tbl = devm_backlight_device_register(dev, dev_name(dev), dev, state,\n+\t\t\t\t\t &waveshare_gpio_bl, &props);\n+\treturn PTR_ERR_OR_ZERO(bl);\n+}\n+\n+static const struct of_device_id waveshare_gpio_dt_ids[] = {\n+\t{ .compatible = \"waveshare,dsi-touch-gpio\" },\n+\t{},\n+};\n+MODULE_DEVICE_TABLE(of, waveshare_gpio_dt_ids);\n+\n+static struct i2c_driver waveshare_gpio_regulator_driver = {\n+\t.driver = {\n+\t\t.name = \"waveshare-regulator\",\n+\t\t.of_match_table = of_match_ptr(waveshare_gpio_dt_ids),\n+\t},\n+\t.probe = waveshare_gpio_probe,\n+};\n+\n+module_i2c_driver(waveshare_gpio_regulator_driver);\n+\n+MODULE_DESCRIPTION(\"GPIO controller driver for Waveshare DSI touch panels\");\n+MODULE_LICENSE(\"GPL\");\n", "prefixes": [ "v4", "4/4" ] }