Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2224724/?format=api
{ "id": 2224724, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2224724/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260418-waveshare-dsi-touch-v4-2-b249f3e702bd@oss.qualcomm.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/1.2/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260418-waveshare-dsi-touch-v4-2-b249f3e702bd@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-04-17T23:16:21", "name": "[v4,2/4] drm/panel: ilitek-ili9881c: support Waveshare 7.0\" DSI panel", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "53cc4a558057642000693aa932776317ac18e8e0", "submitter": { "id": 90483, "url": "http://patchwork.ozlabs.org/api/1.2/people/90483/?format=api", "name": "Dmitry Baryshkov", "email": "dmitry.baryshkov@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260418-waveshare-dsi-touch-v4-2-b249f3e702bd@oss.qualcomm.com/mbox/", "series": [ { "id": 500410, "url": "http://patchwork.ozlabs.org/api/1.2/series/500410/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=500410", "date": "2026-04-17T23:16:22", "name": "drm/panel: support Waveshare DSI TOUCH kits", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/500410/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2224724/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2224724/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-gpio+bounces-35220-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=WRR4goOV;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=SBt+OL5+;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35220-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"WRR4goOV\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"SBt+OL5+\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.180.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fy9l36Rcsz1yGt\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 18 Apr 2026 09:17:19 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id B70A5307584D\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 17 Apr 2026 23:16:42 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id BE3E537F755;\n\tFri, 17 Apr 2026 23:16:37 +0000 (UTC)", "from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id D782137FF5E\n\tfor <linux-gpio@vger.kernel.org>; Fri, 17 Apr 2026 23:16:35 +0000 (UTC)", "from pps.filterd (m0279869.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63HG4aq1455121\n\tfor <linux-gpio@vger.kernel.org>; Fri, 17 Apr 2026 23:16:35 GMT", "from mail-qt1-f198.google.com (mail-qt1-f198.google.com\n [209.85.160.198])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dkg88u2sf-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Fri, 17 Apr 2026 23:16:34 +0000 (GMT)", "by mail-qt1-f198.google.com with SMTP id\n d75a77b69052e-50b4076dc16so21468941cf.2\n for <linux-gpio@vger.kernel.org>;\n Fri, 17 Apr 2026 16:16:34 -0700 (PDT)", "from umbar.lan\n (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi.\n [2001:14ba:a073:af00:264b:feff:fe8b:be8a])\n by smtp.gmail.com with ESMTPSA id\n 2adb3069b0e04-5a4185ad12asm815695e87.1.2026.04.17.16.16.29\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Fri, 17 Apr 2026 16:16:31 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776467797; cv=none;\n b=Vf5T902RH9GqzEzwBMfpeuB6tdiQ3buSNdwVxnn9nxukB4G7mFRBCcnOCb5zaY1i6otPCwPmjokr/TfJceOpQCL+R6Pj5WrCivs1nkTXE5WSJApFLJLlipJ4C4IjD3fzpgfr4hEg/rOwKtsAnleos6dx/ekuq0W6FcyJqedF7fk=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776467797; c=relaxed/simple;\n\tbh=GeCr1NynOzRyMTA3YNx3AI6OZgpUDXwfoJ9GX7n6oNY=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=d+zLdFV33MQwoIttcTlVFUepfB047JhgmbbqPh3ungVNQd1L1+NJh3Z2s1nvEAGRZMdibbDdF3Jz07G7Db0f4dlIzbyyE7LzV5syn/eQ9rxPO1rQIMqsci328z5Eq2w/13f2i2hTypOyBpeQgTvstyUe8qHmEVugVL/ac5IAkZc=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=WRR4goOV;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=SBt+OL5+; arc=none smtp.client-ip=205.220.180.131", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\tnZzwGnW+MUE+QNALit7cwinZB2Bkr8D00pSmlzKzjwY=; b=WRR4goOVBdtPjDWj\n\tCLSi56YDUgZu8JrDTAJbgVW50RVkuNHK+l1isn97IF06yKsF+uqmPgvbiF8tDqqy\n\tgLbtWtmuq4DpwGmq/4L8xBMXab/cIZF/NG5ZTXRlq1LANo0bcKLfqWlRyYw6fAIK\n\ta6OYRbpM2OvqCH4hjhNrnENKVSMeL9FckHnwE6FOpdL7L1rH6HbYjsGvZtTbpgyy\n\tzFonQbLUWlmsnzqqXnUblOlma0le0EZS6kKbqMHFlrgerXna6UIWPutNGUPdwd53\n\tgGcPCxImk/C5BIZEYGv2m7JqSfHf8WrlRSLaqxOYmAAGNBqzPyu5uvqTOzd4zLXf\n\tsjUgEQ==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1776467794; x=1777072594;\n darn=vger.kernel.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to;\n bh=nZzwGnW+MUE+QNALit7cwinZB2Bkr8D00pSmlzKzjwY=;\n b=SBt+OL5+ulBIzCUTwxKMJj204jGqi1HNF1FGELF2wS/WpyLmrQruT6YngHz3jJYk/j\n oe8UsbUy9+qQrkrUJOVHAI+RB3Cey41voMb04g07XFhnLlQLQYBBmuVcCEs494XAW5Gc\n +qfyMTzKlpVTq+6MDzRofCQ1dmYGrV+y/B2kxxJioE88GeKUdqnXn1ivB3Y98G7fIMAS\n r4Y8V9b7C8kk6Mbv/VCqsCH8VpJkCN38gLrflXlm1Kp6KtrCzq7nUTpPBn6cHH2e7PYJ\n I7rMF6L+ox5RfwC/rkW3A/0siTZZG/HNyPfRnxp668rBFS/qOjk3rGggAfd/cZCmgoQN\n VHEg==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776467794; x=1777072594;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=nZzwGnW+MUE+QNALit7cwinZB2Bkr8D00pSmlzKzjwY=;\n b=Ar2sdfZw49vyi9rueA/3ROJAQEvMrHGdxHIniaA2VojGc0YxMdjoiLvnl3/EvnAimF\n VIjhbcZU+4zL+JgOhCBjpo1384oCZpmKe0YGB9HZ8qNpz2q/vBokcwSuUwZgDh6Rnc9m\n y7ISWIUf4Cr6P8Vknb2RjGhukSGK2Y31rpeC83A+mL8KocI6tqkz8zvBx9fU8BHJQ3qd\n Y3PhY5Q37B6t+t4mYqdnvIw6HCEHRfOFKcfXF3aS3yLeVxlOgjLTd6v7QtMs6o8uo3jh\n Kzv7J3TfXg+PpOaGwZTxk8/cBE2oSL3dCPl5Mgr/IOicVtskOqdScK5TURDkNMpWCPQc\n YF/g==", "X-Forwarded-Encrypted": "i=1;\n AFNElJ9YAiXlFI18OrTCfKCloZTFzoE937mKzKX3MoRokb+Y0ZhukiCG5VMQWl57zL8A/QRBwJty3ImRGqnl@vger.kernel.org", "X-Gm-Message-State": "AOJu0YzLgh2VuOqEieVe/leMBh17TeEy+NVuFl4qZR5N6P2zcF8hArNZ\n\tPqeUQFjrmHNUCQTHP0Y+P9EsBLtl8gdMstrhah26+WpopdJrzOTFvBwh5iFI1H02q/0KAnxLdBR\n\ttgiOSwemorDefVv6b/L2ucEjiiVcOsgFeYm0QJWjRL3+AorRggtO6fFTlG4zwkKqA", "X-Gm-Gg": "AeBDiesM4ysQb+s1dcl5C76z8/juVrxVPtK+hBOHqQHLeMF040V7SbgnWBPDTFi/des\n\tsZzvSmPKqluUfL9X8p+vhAH2KdHgwe74BH5EsJgtcCUMHukI7O7zYhdAB4yBGDcrjitrBD6ErAk\n\tt7CGC/7KtBlURbsScpKJ5RRbxj9yqrc4usIOkENUFH/rKkBXX3JN/vgoaB/cyHzS66txvDsmRZp\n\tQhlZKdnQ5GVhTlcsPWJXGWWzN/5Ph1zqjpt2/VO7aCE3W8qAOSaNGt63LObzCx881Y59FSjAAe+\n\tq94WCWnewlqYSfqG7TrqxMrxM6Ca6Jz2pV2gGLP4IEqVPiUtT8sEiatXwUhxkhNAZelhKDat+YT\n\tMDmuFjBNoh+EgXZ9isa26bQZmysbshN6DYNTQ6+oADhg9AAd7NN1uVFzT1nqaXpxsil/+Lta3n4\n\tgXuQG5l1XAW/lGEkWnCbaddG1DcRjKWVBfIlwjb3LWESqOLQ==", "X-Received": [ "by 2002:ac8:5890:0:b0:50b:48e3:47a7 with SMTP id\n d75a77b69052e-50e36b44bf4mr74124631cf.18.1776467794084;\n Fri, 17 Apr 2026 16:16:34 -0700 (PDT)", "by 2002:ac8:5890:0:b0:50b:48e3:47a7 with SMTP id\n d75a77b69052e-50e36b44bf4mr74124111cf.18.1776467793549;\n Fri, 17 Apr 2026 16:16:33 -0700 (PDT)" ], "From": "Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>", "Date": "Sat, 18 Apr 2026 02:16:21 +0300", "Subject": "[PATCH v4 2/4] drm/panel: ilitek-ili9881c: support Waveshare 7.0\"\n DSI panel", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "Message-Id": "<20260418-waveshare-dsi-touch-v4-2-b249f3e702bd@oss.qualcomm.com>", "References": "<20260418-waveshare-dsi-touch-v4-0-b249f3e702bd@oss.qualcomm.com>", "In-Reply-To": "<20260418-waveshare-dsi-touch-v4-0-b249f3e702bd@oss.qualcomm.com>", "To": "Neil Armstrong <neil.armstrong@linaro.org>,\n Jessica Zhang <jesszhan0024@gmail.com>,\n David Airlie <airlied@gmail.com>, Simona Vetter <simona@ffwll.ch>,\n Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,\n Maxime Ripard <mripard@kernel.org>,\n Thomas Zimmermann <tzimmermann@suse.de>,\n Rob Herring <robh@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>,\n Cong Yang <yangcong5@huaqin.corp-partner.google.com>,\n Ondrej Jirman <megi@xff.cz>,\n Javier Martinez Canillas <javierm@redhat.com>,\n Jagan Teki <jagan@edgeble.ai>, Liam Girdwood <lgirdwood@gmail.com>,\n Mark Brown <broonie@kernel.org>, Linus Walleij <linusw@kernel.org>,\n Bartosz Golaszewski <brgl@kernel.org>,\n Jie Gan <jie.gan@oss.qualcomm.com>", "Cc": "dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org,\n linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org", "X-Mailer": "b4 0.15.1", "X-Developer-Signature": "v=1; a=openpgp-sha256; l=11997;\n i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id;\n bh=GeCr1NynOzRyMTA3YNx3AI6OZgpUDXwfoJ9GX7n6oNY=;\n b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBp4r9IqBLyDmKyGGjdUQ6zKgk/tmIgRDvURXXum\n HiqM+FUULaJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaeK/SAAKCRCLPIo+Aiko\n 1eSNCACYXhDfNqw2O+8ysLY/SShFxYOdr2OisyPyH6TOh5o5hDDJFRdRVtxROzR4ZRXlwnXmwEM\n pX78xHEJY86RHho0PngVWsnnr8HgdfWe6RcWFP3lyQbREzSUm7KFBf7yRe2nDtTBT/DW0RC47Da\n O2f5K/h3MhLd9k08FbjAG6+4UHnjiwgLZQRw88S3WrvI6QxuJM7QVpxU2/yGCLlt6VKA8e//TkN\n pFWK99Os5mwU2GWDri8jCDcot9xVMkEFRNqAcWzelcWI/5hIv3jqwzcduglNIAExYPJkLrQJUwx\n T/XqjkUFi0AFWYMKn7M8OmMQLwYRNU/p48pAuC0+94+jiUek", "X-Developer-Key": "i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp;\n fpr=8F88381DD5C873E4AE487DA5199BF1243632046A", "X-Proofpoint-ORIG-GUID": "ij0VasDwKF9T-PX9eamSUcSxs1YKwuba", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDE3MDIzMSBTYWx0ZWRfX8G/pdNcWABNl\n sZaf4P6vH7J7LPDLtXGnMmiupxzyLI9jCHOl0RW0me5HjodxUy6lEwwnCvDUana9jl3zkbtabP8\n DNRgLTZklNln9OIBEaAFi8g64/ULb0WMcNc/DLsyC/gfnq9Zqf+aUxq8fUBHhUxD54hncb//mLt\n fgmaK/yA/1vPMbP8vIQfBO+FImVVIikhciVT+cGXW4lNCNb0GvdBHIASQXs4i0RUmZ2LM4l5U3F\n 4Ub+qtK17sIbsjJPeN9oU9rWnyIkQHXBSXlO8HrgXyA7Y2IIm9Y3BV0JNztj/XHqdftU8WR5IBe\n 4wvdbUW/ujecTQ0R1fgwk3f9PvqU5RkBxefMld88vgCmLe4VD2800hPRbnZNddklqJnpmVM5663\n kJQAosoqwMY2+FXwYsA/i5lNLQkep6Mai0mfBlcBpKC+El/8JSYywevXGrdMKLSHDksVtdcUOAe\n J0Kogcyz8TyqIDIC/Uw==", "X-Authority-Analysis": "v=2.4 cv=X+Fi7mTe c=1 sm=1 tr=0 ts=69e2bf52 cx=c_pps\n a=mPf7EqFMSY9/WdsSgAYMbA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8\n a=Vzx2zukWpxHvXuQtFQgA:9 a=QEXdDO2ut3YA:10 a=dawVfQjAaf238kedN5IG:22", "X-Proofpoint-GUID": "ij0VasDwKF9T-PX9eamSUcSxs1YKwuba", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-17_02,2026-04-17_04,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n phishscore=0 clxscore=1015 spamscore=0 impostorscore=0 lowpriorityscore=0\n bulkscore=0 priorityscore=1501 malwarescore=0 adultscore=0 suspectscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604070000 definitions=main-2604170231" }, "content": "Enable support for Waveshare 7.0\" DSI TOUCH-A panel. It requires\nadditional voltage regulator, iovcc.\n\nSigned-off-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>\n---\n drivers/gpu/drm/panel/panel-ilitek-ili9881c.c | 251 +++++++++++++++++++++++++-\n 1 file changed, 249 insertions(+), 2 deletions(-)", "diff": "diff --git a/drivers/gpu/drm/panel/panel-ilitek-ili9881c.c b/drivers/gpu/drm/panel/panel-ilitek-ili9881c.c\nindex 947b47841b01..0652cdb57d11 100644\n--- a/drivers/gpu/drm/panel/panel-ilitek-ili9881c.c\n+++ b/drivers/gpu/drm/panel/panel-ilitek-ili9881c.c\n@@ -52,6 +52,7 @@ struct ili9881c {\n \tconst struct ili9881c_desc\t*desc;\n \n \tstruct regulator\t*power;\n+\tstruct regulator\t*iovcc;\n \tstruct gpio_desc\t*reset;\n \n \tenum drm_panel_orientation\torientation;\n@@ -1997,6 +1998,205 @@ static const struct ili9881c_instr bsd1218_a101kl68_init[] = {\n \tILI9881C_COMMAND_INSTR(0xd3, 0x3f),\n };\n \n+static const struct ili9881c_instr waveshare_7inch_a_init[] = {\n+\tILI9881C_SWITCH_PAGE_INSTR(3),\n+\tILI9881C_COMMAND_INSTR(0x01, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x02, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x03, 0x73),\n+\tILI9881C_COMMAND_INSTR(0x04, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x05, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x06, 0x0a),\n+\tILI9881C_COMMAND_INSTR(0x07, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x08, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x09, 0x61),\n+\tILI9881C_COMMAND_INSTR(0x0a, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x0b, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x0c, 0x01),\n+\tILI9881C_COMMAND_INSTR(0x0d, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x0e, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x0f, 0x61),\n+\tILI9881C_COMMAND_INSTR(0x10, 0x61),\n+\tILI9881C_COMMAND_INSTR(0x11, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x12, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x13, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x14, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x15, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x16, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x17, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x18, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x19, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x1a, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x1b, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x1c, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x1d, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x1e, 0x40),\n+\tILI9881C_COMMAND_INSTR(0x1f, 0x80),\n+\tILI9881C_COMMAND_INSTR(0x20, 0x06),\n+\tILI9881C_COMMAND_INSTR(0x21, 0x01),\n+\tILI9881C_COMMAND_INSTR(0x22, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x23, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x24, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x25, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x26, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x27, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x28, 0x33),\n+\tILI9881C_COMMAND_INSTR(0x29, 0x03),\n+\tILI9881C_COMMAND_INSTR(0x2a, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x2b, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x2c, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x2d, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x2e, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x2f, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x30, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x31, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x32, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x33, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x34, 0x04),\n+\tILI9881C_COMMAND_INSTR(0x35, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x36, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x37, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x38, 0x3c),\n+\tILI9881C_COMMAND_INSTR(0x39, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x3a, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x3b, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x3c, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x3d, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x3e, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x3f, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x40, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x41, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x42, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x43, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x44, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x50, 0x10),\n+\tILI9881C_COMMAND_INSTR(0x51, 0x32),\n+\tILI9881C_COMMAND_INSTR(0x52, 0x54),\n+\tILI9881C_COMMAND_INSTR(0x53, 0x76),\n+\tILI9881C_COMMAND_INSTR(0x54, 0x98),\n+\tILI9881C_COMMAND_INSTR(0x55, 0xba),\n+\tILI9881C_COMMAND_INSTR(0x56, 0x10),\n+\tILI9881C_COMMAND_INSTR(0x57, 0x32),\n+\tILI9881C_COMMAND_INSTR(0x58, 0x54),\n+\tILI9881C_COMMAND_INSTR(0x59, 0x76),\n+\tILI9881C_COMMAND_INSTR(0x5a, 0x98),\n+\tILI9881C_COMMAND_INSTR(0x5b, 0xba),\n+\tILI9881C_COMMAND_INSTR(0x5c, 0xdc),\n+\tILI9881C_COMMAND_INSTR(0x5d, 0xfe),\n+\tILI9881C_COMMAND_INSTR(0x5e, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x5f, 0x0e),\n+\tILI9881C_COMMAND_INSTR(0x60, 0x0f),\n+\tILI9881C_COMMAND_INSTR(0x61, 0x0c),\n+\tILI9881C_COMMAND_INSTR(0x62, 0x0d),\n+\tILI9881C_COMMAND_INSTR(0x63, 0x06),\n+\tILI9881C_COMMAND_INSTR(0x64, 0x07),\n+\tILI9881C_COMMAND_INSTR(0x65, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x66, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x67, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x68, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x69, 0x01),\n+\tILI9881C_COMMAND_INSTR(0x6a, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x6b, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x6c, 0x15),\n+\tILI9881C_COMMAND_INSTR(0x6d, 0x14),\n+\tILI9881C_COMMAND_INSTR(0x6e, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x6f, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x70, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x71, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x72, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x73, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x74, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x75, 0x0e),\n+\tILI9881C_COMMAND_INSTR(0x76, 0x0f),\n+\tILI9881C_COMMAND_INSTR(0x77, 0x0c),\n+\tILI9881C_COMMAND_INSTR(0x78, 0x0d),\n+\tILI9881C_COMMAND_INSTR(0x79, 0x06),\n+\tILI9881C_COMMAND_INSTR(0x7a, 0x07),\n+\tILI9881C_COMMAND_INSTR(0x7b, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x7c, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x7d, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x7e, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x7f, 0x01),\n+\tILI9881C_COMMAND_INSTR(0x80, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x81, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x82, 0x14),\n+\tILI9881C_COMMAND_INSTR(0x83, 0x15),\n+\tILI9881C_COMMAND_INSTR(0x84, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x85, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x86, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x87, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x88, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x89, 0x02),\n+\tILI9881C_COMMAND_INSTR(0x8a, 0x02),\n+\n+\tILI9881C_SWITCH_PAGE_INSTR(4),\n+\tILI9881C_COMMAND_INSTR(0x38, 0x01),\n+\tILI9881C_COMMAND_INSTR(0x39, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x6c, 0x15),\n+\tILI9881C_COMMAND_INSTR(0x6e, 0x2a),\n+\tILI9881C_COMMAND_INSTR(0x6f, 0x33),\n+\tILI9881C_COMMAND_INSTR(0x3a, 0x94),\n+\tILI9881C_COMMAND_INSTR(0x8d, 0x14),\n+\tILI9881C_COMMAND_INSTR(0x87, 0xba),\n+\tILI9881C_COMMAND_INSTR(0x26, 0x76),\n+\tILI9881C_COMMAND_INSTR(0xb2, 0xd1),\n+\tILI9881C_COMMAND_INSTR(0xb5, 0x06),\n+\tILI9881C_COMMAND_INSTR(0x3b, 0x98),\n+\n+\tILI9881C_SWITCH_PAGE_INSTR(1),\n+\tILI9881C_COMMAND_INSTR(0x22, 0x0a),\n+\tILI9881C_COMMAND_INSTR(0x31, 0x00),\n+\tILI9881C_COMMAND_INSTR(0x53, 0x71),\n+\tILI9881C_COMMAND_INSTR(0x55, 0x8f),\n+\tILI9881C_COMMAND_INSTR(0x40, 0x33),\n+\tILI9881C_COMMAND_INSTR(0x50, 0x96),\n+\tILI9881C_COMMAND_INSTR(0x51, 0x96),\n+\tILI9881C_COMMAND_INSTR(0x60, 0x23),\n+\tILI9881C_COMMAND_INSTR(0xa0, 0x08),\n+\tILI9881C_COMMAND_INSTR(0xa1, 0x1d),\n+\tILI9881C_COMMAND_INSTR(0xa2, 0x2a),\n+\tILI9881C_COMMAND_INSTR(0xa3, 0x10),\n+\tILI9881C_COMMAND_INSTR(0xa4, 0x15),\n+\tILI9881C_COMMAND_INSTR(0xa5, 0x28),\n+\tILI9881C_COMMAND_INSTR(0xa6, 0x1c),\n+\tILI9881C_COMMAND_INSTR(0xa7, 0x1d),\n+\tILI9881C_COMMAND_INSTR(0xa8, 0x7e),\n+\tILI9881C_COMMAND_INSTR(0xa9, 0x1d),\n+\tILI9881C_COMMAND_INSTR(0xaa, 0x29),\n+\tILI9881C_COMMAND_INSTR(0xab, 0x6b),\n+\tILI9881C_COMMAND_INSTR(0xac, 0x1a),\n+\tILI9881C_COMMAND_INSTR(0xad, 0x18),\n+\tILI9881C_COMMAND_INSTR(0xae, 0x4b),\n+\tILI9881C_COMMAND_INSTR(0xaf, 0x20),\n+\tILI9881C_COMMAND_INSTR(0xb0, 0x27),\n+\tILI9881C_COMMAND_INSTR(0xb1, 0x50),\n+\tILI9881C_COMMAND_INSTR(0xb2, 0x64),\n+\tILI9881C_COMMAND_INSTR(0xb3, 0x39),\n+\tILI9881C_COMMAND_INSTR(0xc0, 0x08),\n+\tILI9881C_COMMAND_INSTR(0xc1, 0x1d),\n+\tILI9881C_COMMAND_INSTR(0xc2, 0x2a),\n+\tILI9881C_COMMAND_INSTR(0xc3, 0x10),\n+\tILI9881C_COMMAND_INSTR(0xc4, 0x15),\n+\tILI9881C_COMMAND_INSTR(0xc5, 0x28),\n+\tILI9881C_COMMAND_INSTR(0xc6, 0x1c),\n+\tILI9881C_COMMAND_INSTR(0xc7, 0x1d),\n+\tILI9881C_COMMAND_INSTR(0xc8, 0x7e),\n+\tILI9881C_COMMAND_INSTR(0xc9, 0x1d),\n+\tILI9881C_COMMAND_INSTR(0xca, 0x29),\n+\tILI9881C_COMMAND_INSTR(0xcb, 0x6b),\n+\tILI9881C_COMMAND_INSTR(0xcc, 0x1a),\n+\tILI9881C_COMMAND_INSTR(0xcd, 0x18),\n+\tILI9881C_COMMAND_INSTR(0xce, 0x4b),\n+\tILI9881C_COMMAND_INSTR(0xcf, 0x20),\n+\tILI9881C_COMMAND_INSTR(0xd0, 0x27),\n+\tILI9881C_COMMAND_INSTR(0xd1, 0x50),\n+\tILI9881C_COMMAND_INSTR(0xd2, 0x64),\n+\tILI9881C_COMMAND_INSTR(0xd3, 0x39),\n+\n+\tILI9881C_SWITCH_PAGE_INSTR(0),\n+\tILI9881C_COMMAND_INSTR(0x3a, 0x77),\n+\tILI9881C_COMMAND_INSTR(0x36, 0x00),\n+};\n+\n static inline struct ili9881c *panel_to_ili9881c(struct drm_panel *panel)\n {\n \treturn container_of(panel, struct ili9881c, panel);\n@@ -2035,9 +2235,19 @@ static int ili9881c_prepare(struct drm_panel *panel)\n \tint ret;\n \n \t/* Power the panel */\n+\tif (ctx->iovcc) {\n+\t\tret = regulator_enable(ctx->iovcc);\n+\t\tif (ret)\n+\t\t\treturn ret;\n+\t}\n+\n+\tmsleep(5);\n \tret = regulator_enable(ctx->power);\n-\tif (ret)\n-\t\treturn ret;\n+\tif (ret) {\n+\t\tmctx.accum_err = ret;\n+\t\tgoto disable_iovcc;\n+\t}\n+\n \tmsleep(5);\n \n \t/* And reset it */\n@@ -2074,6 +2284,9 @@ static int ili9881c_prepare(struct drm_panel *panel)\n \n disable_power:\n \tregulator_disable(ctx->power);\n+disable_iovcc:\n+\tif (ctx->iovcc)\n+\t\tregulator_disable(ctx->iovcc);\n \treturn mctx.accum_err;\n }\n \n@@ -2085,6 +2298,8 @@ static int ili9881c_unprepare(struct drm_panel *panel)\n \tmipi_dsi_dcs_set_display_off_multi(&mctx);\n \tmipi_dsi_dcs_enter_sleep_mode_multi(&mctx);\n \tregulator_disable(ctx->power);\n+\tif (ctx->iovcc)\n+\t\tregulator_disable(ctx->iovcc);\n \tgpiod_set_value_cansleep(ctx->reset, 1);\n \n \treturn 0;\n@@ -2260,6 +2475,23 @@ static const struct drm_display_mode bsd1218_a101kl68_default_mode = {\n \t.height_mm\t= 170,\n };\n \n+static const struct drm_display_mode waveshare_7inch_a_mode = {\n+\t.clock\t\t= 83333,\n+\n+\t.hdisplay\t= 720,\n+\t.hsync_start\t= 720 + 120,\n+\t.hsync_end\t= 720 + 120 + 100,\n+\t.htotal\t\t= 720 + 120 + 100 + 100,\n+\n+\t.vdisplay\t= 1280,\n+\t.vsync_start\t= 1280 + 10,\n+\t.vsync_end\t= 1280 + 10 + 10,\n+\t.vtotal\t\t= 1280 + 10 + 10 + 10,\n+\n+\t.width_mm\t= 85,\n+\t.height_mm\t= 154,\n+};\n+\n static int ili9881c_get_modes(struct drm_panel *panel,\n \t\t\t struct drm_connector *connector)\n {\n@@ -2329,6 +2561,11 @@ static int ili9881c_dsi_probe(struct mipi_dsi_device *dsi)\n \t\treturn dev_err_probe(&dsi->dev, PTR_ERR(ctx->power),\n \t\t\t\t \"Couldn't get our power regulator\\n\");\n \n+\tctx->iovcc = devm_regulator_get_optional(&dsi->dev, \"iovcc\");\n+\tif (IS_ERR(ctx->iovcc))\n+\t\treturn dev_err_probe(&dsi->dev, PTR_ERR(ctx->iovcc),\n+\t\t\t\t \"Couldn't get our iovcc regulator\\n\");\n+\n \tctx->reset = devm_gpiod_get_optional(&dsi->dev, \"reset\", GPIOD_OUT_LOW);\n \tif (IS_ERR(ctx->reset))\n \t\treturn dev_err_probe(&dsi->dev, PTR_ERR(ctx->reset),\n@@ -2454,6 +2691,15 @@ static const struct ili9881c_desc bsd1218_a101kl68_desc = {\n \t.lanes = 4,\n };\n \n+static const struct ili9881c_desc waveshare_7inch_a_desc = {\n+\t.init = waveshare_7inch_a_init,\n+\t.init_length = ARRAY_SIZE(waveshare_7inch_a_init),\n+\t.mode = &waveshare_7inch_a_mode,\n+\t.mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_HSE |\n+\t\t MIPI_DSI_MODE_LPM | MIPI_DSI_CLOCK_NON_CONTINUOUS,\n+\t.lanes = 2,\n+};\n+\n static const struct of_device_id ili9881c_of_match[] = {\n \t{ .compatible = \"bananapi,lhr050h41\", .data = &lhr050h41_desc },\n \t{ .compatible = \"bestar,bsd1218-a101kl68\", .data = &bsd1218_a101kl68_desc },\n@@ -2462,6 +2708,7 @@ static const struct of_device_id ili9881c_of_match[] = {\n \t{ .compatible = \"tdo,tl050hdv35\", .data = &tl050hdv35_desc },\n \t{ .compatible = \"wanchanglong,w552946aaa\", .data = &w552946aaa_desc },\n \t{ .compatible = \"wanchanglong,w552946aba\", .data = &w552946aba_desc },\n+\t{ .compatible = \"waveshare,7.0-dsi-touch-a\", .data = &waveshare_7inch_a_desc },\n \t{ .compatible = \"ampire,am8001280g\", .data = &am8001280g_desc },\n \t{ .compatible = \"raspberrypi,dsi-5inch\", &rpi_5inch_desc },\n \t{ .compatible = \"raspberrypi,dsi-7inch\", &rpi_7inch_desc },\n", "prefixes": [ "v4", "2/4" ] }