Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2224278/?format=api
{ "id": 2224278, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2224278/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260417-pcie-intel-gw-v5-3-0a2b933fe04f@dev.tdt.de/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/1.2/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260417-pcie-intel-gw-v5-3-0a2b933fe04f@dev.tdt.de>", "list_archive_url": null, "date": "2026-04-17T08:35:47", "name": "[v5,3/7] PCI: intel-gw: Move interrupt enable to own function", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "6d9de3514c54a43a4ace14177a8656cd965eac4e", "submitter": { "id": 72238, "url": "http://patchwork.ozlabs.org/api/1.2/people/72238/?format=api", "name": "Florian Eckert", "email": "fe@dev.tdt.de" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260417-pcie-intel-gw-v5-3-0a2b933fe04f@dev.tdt.de/mbox/", "series": [ { "id": 500275, "url": "http://patchwork.ozlabs.org/api/1.2/series/500275/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=500275", "date": "2026-04-17T08:35:46", "name": "PCI: intel-gw: Fixes to make the driver working again", "version": 5, "mbox": "http://patchwork.ozlabs.org/series/500275/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2224278/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2224278/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-pci+bounces-52694-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=temperror header.d=dev.tdt.de header.i=@dev.tdt.de header.a=rsa-sha256\n header.s=z1-selector1 header.b=t3BsXscc;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-52694-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=temperror (0-bit key) header.d=dev.tdt.de header.i=@dev.tdt.de\n header.b=\"t3BsXscc\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=194.37.255.70", "smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=dev.tdt.de", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=dev.tdt.de" ], "Received": [ "from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fxpJX2mFZz1yGt\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 17 Apr 2026 18:41:32 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id BA82230247F5\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 17 Apr 2026 08:36:21 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 2603A3AEF23;\n\tFri, 17 Apr 2026 08:36:21 +0000 (UTC)", "from mxout70.expurgate.net (mxout70.expurgate.net [194.37.255.70])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 597EC382398;\n\tFri, 17 Apr 2026 08:36:19 +0000 (UTC)", "from [194.37.255.9] (helo=mxout.expurgate.net)\n\tby relay.expurgate.net with smtp (Exim 4.92)\n\t(envelope-from <prvs=75813159fe=fe@dev.tdt.de>)\n\tid 1wDegN-00Bg7d-CP; Fri, 17 Apr 2026 10:36:11 +0200", "from [195.243.126.94] (helo=securemail.tdt.de)\n\tby relay.expurgate.net with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256)\n\t(Exim 4.92)\n\t(envelope-from <fe@dev.tdt.de>)\n\tid 1wDegM-008Sa7-Sg; Fri, 17 Apr 2026 10:36:10 +0200", "from securemail.tdt.de (localhost [127.0.0.1])\n\tby securemail.tdt.de (Postfix) with ESMTP id 781CD240042;\n\tFri, 17 Apr 2026 10:36:10 +0200 (CEST)", "from mail.dev.tdt.de (unknown [10.2.4.42])\n\tby securemail.tdt.de (Postfix) with ESMTP id 70926240041;\n\tFri, 17 Apr 2026 10:36:10 +0200 (CEST)", "from [10.2.3.40] (unknown [10.2.3.40])\n\tby mail.dev.tdt.de (Postfix) with ESMTPSA id DE7DB242E4;\n\tFri, 17 Apr 2026 10:36:09 +0200 (CEST)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776414981; cv=none;\n b=ttyGbZLddk+fXjb9640YwTbYB/0KnVWcq+vm2RwWCfMomZtgrGNzeyxVGh4ybKxKkmT9SXrRt6u4Ws72tIHWAKVi2L7/WOaRGgjMAy2NoYW4Pj4exOi8TwAwal+g9qfzmVRYaOBkTuGQa/uBYYf8pOUQH3bDbWhL4lvgDUxmR58=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776414981; c=relaxed/simple;\n\tbh=9EFkreYEFt8jz6Z1NkYfjCRoqkyaofsUqKdhyek/ti4=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References:\n\t In-Reply-To:To:Cc;\n b=lv/ojzdgFeVu1J3wRKIl2vbqXmRpIDEG4HxW/LW+C+t6/TR52/qlSQpks69SHpk8p86deiw4USCw0y7YcDxXJgAbxqTsBforNu9A2w8Bl+3FFvGA1LmUv+4wdEz2FYzAwcssrY4OHmZn7o3KhkvAeEom3rV5TI287llXSyhYkig=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=dev.tdt.de;\n spf=pass smtp.mailfrom=dev.tdt.de;\n dkim=temperror (0-bit key) header.d=dev.tdt.de header.i=@dev.tdt.de\n header.b=t3BsXscc; arc=none smtp.client-ip=194.37.255.70", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=dev.tdt.de;\n\ts=z1-selector1; t=1776414970;\n\tbh=k0RzhtyN2lEDzgUVLjPsscw7natQWQb/iXLZdZSRiKo=;\n\th=From:Date:Subject:References:In-Reply-To:To:Cc:From;\n\tb=t3BsXscc2EYfkVKclPkvocQ/8xJux+OFCmuxFuAzjWi7rT7aaIq3ZGxBI8F4DvSAB\n\t E1s7wHKu//0sqWZNJX8bYH5oQ6Yp5+oZhsqdDccTlq9puIaJ6c6CpDaV0B4vXDcK0v\n\t bPAweyGmhjG5Iljkr0XQh1tqZI+5IVGLYayKlHwKE4IulS3G00/m2gDie5gb1QxXPe\n\t j91kaUjB616s33WnLbEiJgM1fJwigE/dw+XFMk1q2DoozsEIxohOeQGZlDsjecdlZM\n\t HlpyuRqnVGZjnslIG0P2hIUVHtftPcen/bp7cjFu6GHdEH7xB6pVxftq3opFVSKfGo\n\t tF6myYyiXi9Hw==", "From": "Florian Eckert <fe@dev.tdt.de>", "Date": "Fri, 17 Apr 2026 10:35:47 +0200 (CEST)", "Subject": "[PATCH v5 3/7] PCI: intel-gw: Move interrupt enable to own function", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Message-ID": "<20260417-pcie-intel-gw-v5-3-0a2b933fe04f@dev.tdt.de>", "References": "<20260417-pcie-intel-gw-v5-0-0a2b933fe04f@dev.tdt.de>", "In-Reply-To": "<20260417-pcie-intel-gw-v5-0-0a2b933fe04f@dev.tdt.de>", "To": "Lorenzo Pieralisi <lpieralisi@kernel.org>, =?utf-8?q?Krzysztof_Wilczy?=\n\t=?utf-8?q?=C5=84ski?= <kwilczynski@kernel.org>,\n Manivannan Sadhasivam <mani@kernel.org>, Rob Herring <robh@kernel.org>,\n Bjorn Helgaas <bhelgaas@google.com>, Johan Hovold <johan+linaro@kernel.org>,\n Sajid Dalvi <sdalvi@google.com>, Ajay Agarwal <ajayagarwal@google.com>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley <conor+dt@kernel.org>", "Cc": "linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org,\n\tdevicetree@vger.kernel.org, Florian Eckert <fe@dev.tdt.de>,\n\tEckert.Florian@googlemail.com, ms@dev.tdt.de", "X-Mailer": "b4 0.14.2", "X-Developer-Signature": "v=1; a=ed25519-sha256; t=1776414969; l=2926;\n i=fe@dev.tdt.de; s=20260205; h=from:subject:message-id;\n bh=ZYKI9htHzLsLWQm9mMvJbP0KpPmuZ1vngPu0F8zCXMI=;\n b=vUYaTk3W4GeOmISuxVHH3knqZgg5q3s6hoeACz9jE3Pcy8WRqRe95TFpuF0KrDintt70mjNlV\n j1SYRk0cpcTBVWFnkJY+oazLVJpxiALfgNvv2SIxuOgNcKqf3E+DXR6", "X-Developer-Key": "i=fe@dev.tdt.de; a=ed25519;\n pk=q7Pvv3Au2sAVRhBz5UF7ZqUPNxUwXQ78Jdqu8E6Negk=", "Content-Transfer-Encoding": "quoted-printable", "X-purgate-ID": "151534::1776414971-2B429049-6B521993/0/0", "X-purgate": "clean", "X-purgate-type": "clean" }, "content": "To improve the readability of the code, move the interrupt enable\ninstructions to a separate function. That is already done for the disable\ninterrupt instruction.\n\nIn addition, all pending interrupts are cleared and disabled, just as this\nis done in the disable function 'intel_pcie_core_irq_disable()'. After\nthat, all relevant interrupts are enabled again. The 'PCIE_APP_IRNEN'\ndefinition contains all the relevant interrupts that are of interest.\n\nThis change is also done in the MaxLinear SDK [1]. As I unfortunately\ndon’t have any documentation for this IP core, I suspect that the\nintention is to set the IP core for interrupt handling to a specific\nstate. Perhaps the problem is that the IP core did not reinitialize the\ninterrupt register properly after a power cycle.\n\nIn my view, it can’t do any harm to switch the interrupt off and then on\nagain to set them to a specific state.\n\nThe reason why the MaxLinear SDK is used as a reference here is, that this\npcie dwc IP is used in the URX851 and URX850 SoC. This SoC was originally\ndeveloped by Intel when they acquired Lantiq’s home networking division in\n2015 [2]. In 2020 the home network division was sold to MaxLinear [3].\nSince then, this SoC belongs to MaxLinear. They use their own SDK,\nwhich runs on kernel version '5.15.x'.\n\n[1] https://github.com/maxlinear/linux/blob/updk_9.1.90/drivers/pci/controller/dwc/pcie-intel-gw.c#L431\n[2] https://www.intc.com/news-events/press-releases/detail/364/intel-to-acquire-lantiq-advancing-the-connected-home\n[3] https://investors.maxlinear.com/press-releases/detail/395/maxlinear-to-acquire-intels-home-gateway-platform\n\nSigned-off-by: Florian Eckert <fe@dev.tdt.de>\n---\n drivers/pci/controller/dwc/pcie-intel-gw.c | 11 ++++++++---\n 1 file changed, 8 insertions(+), 3 deletions(-)", "diff": "diff --git a/drivers/pci/controller/dwc/pcie-intel-gw.c b/drivers/pci/controller/dwc/pcie-intel-gw.c\nindex 80d1607c46cbbb1e274b37a0bb9377a877678f5d..e88b8243cc41c607c39e4d58c4dcd8c8c082e8b0 100644\n--- a/drivers/pci/controller/dwc/pcie-intel-gw.c\n+++ b/drivers/pci/controller/dwc/pcie-intel-gw.c\n@@ -195,6 +195,13 @@ static void intel_pcie_device_rst_deassert(struct intel_pcie *pcie)\n \tgpiod_set_value_cansleep(pcie->reset_gpio, 0);\n }\n \n+static void intel_pcie_core_irq_enable(struct intel_pcie *pcie)\n+{\n+\tpcie_app_wr(pcie, PCIE_APP_IRNEN, 0);\n+\tpcie_app_wr(pcie, PCIE_APP_IRNCR, PCIE_APP_IRN_INT);\n+\tpcie_app_wr(pcie, PCIE_APP_IRNEN, PCIE_APP_IRN_INT);\n+}\n+\n static void intel_pcie_core_irq_disable(struct intel_pcie *pcie)\n {\n \tpcie_app_wr(pcie, PCIE_APP_IRNEN, 0);\n@@ -316,9 +323,7 @@ static int intel_pcie_host_setup(struct intel_pcie *pcie)\n \tif (ret)\n \t\tgoto app_init_err;\n \n-\t/* Enable integrated interrupts */\n-\tpcie_app_wr_mask(pcie, PCIE_APP_IRNEN, PCIE_APP_IRN_INT,\n-\t\t\t PCIE_APP_IRN_INT);\n+\tintel_pcie_core_irq_enable(pcie);\n \n \treturn 0;\n \n", "prefixes": [ "v5", "3/7" ] }