Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2224193/?format=api
{ "id": 2224193, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2224193/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260417032837.2664122-9-jamin_lin@aspeedtech.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.2/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260417032837.2664122-9-jamin_lin@aspeedtech.com>", "list_archive_url": null, "date": "2026-04-17T03:28:49", "name": "[v4,08/21] hw/misc/aspeed_scu: Implement TSP reset and power-on control via SCU registers", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "6d94ebaff7ae9690e871e19295c6d8001e6d943b", "submitter": { "id": 81768, "url": "http://patchwork.ozlabs.org/api/1.2/people/81768/?format=api", "name": "Jamin Lin", "email": "jamin_lin@aspeedtech.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260417032837.2664122-9-jamin_lin@aspeedtech.com/mbox/", "series": [ { "id": 500228, "url": "http://patchwork.ozlabs.org/api/1.2/series/500228/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500228", "date": "2026-04-17T03:28:41", "name": "Add SSP/TSP power control and DRAM remap support for AST2700", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/500228/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2224193/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2224193/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=aspeedtech.com header.i=@aspeedtech.com\n header.a=rsa-sha256 header.s=selector1 header.b=c7q3VkAh;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)", "dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=aspeedtech.com;" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fxgR04MY7z1yD3\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 17 Apr 2026 13:31:40 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wDZtC-0002In-J4; Thu, 16 Apr 2026 23:29:06 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <jamin_lin@aspeedtech.com>)\n id 1wDZtA-0002Hs-Rn; Thu, 16 Apr 2026 23:29:04 -0400", "from mail-japaneastazlp170120005.outbound.protection.outlook.com\n ([2a01:111:f403:c405::5] helo=TYPPR03CU001.outbound.protection.outlook.com)\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <jamin_lin@aspeedtech.com>)\n id 1wDZt9-0005oG-3J; Thu, 16 Apr 2026 23:29:04 -0400", "from TYPPR06MB8206.apcprd06.prod.outlook.com (2603:1096:405:383::19)\n by KL1PR06MB6299.apcprd06.prod.outlook.com (2603:1096:820:ce::14)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9818.25; Fri, 17 Apr\n 2026 03:28:49 +0000", "from TYPPR06MB8206.apcprd06.prod.outlook.com\n ([fe80::e659:1ead:77cb:f6d3]) by TYPPR06MB8206.apcprd06.prod.outlook.com\n ([fe80::e659:1ead:77cb:f6d3%3]) with mapi id 15.20.9818.023; Fri, 17 Apr 2026\n 03:28:49 +0000" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=LmBNZx8jPPNGOQInpyKmgGbXYXzv7fDFILSCowZY4GAdq3Xw45gFaHgiDiYM0Zf8vuc1cGxqo/ItOpZ8Y8bhfq7F+HMGh0DI5wnHXqZoSQw58UieUBZA9l63kwUEicf9CcccCc8QQvrvTVUmSVCtUsfM1cGHQ5Tpoi3vEEmCcxc7HFGzcdCM8f2hOGphHsTNPUtWe4OIBEkWCvWhNK+gMcoOMRvmC8ujYVlNN1w3ldKSluqrBllZTNv2GkCODGwln8ZGi8kqgXPotjC2/ImMy/Bz1G0yt1ywaw+ZfsToYc006k+NDXM6LuqkDxxqm/RmL3LCwK7asQLeJX7WQ6Xxmw==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=uyaHpbG6hh0JcTZB9avx2iqxVyV4vSDJmewhENDLklU=;\n b=gMRCAhP/FAWcJXD8ZGMfxkQE+nXEY7y2r30aNb3rgSRZ4hw2bpKdT8/7MQ3H30w0vw4Lzq68fvwkTe3jgIaXwSNOZ2SXgLyhB2Gth2m2T+vc+Ci9L2JcfRUfICHUoTwIp0B+gaUanUv7Wv+MtPmd4i6W157sdE/1ueDo8kKiDe14/5T0IwCslVjRnsq/ZdGX6IQVnYWMojI2JRsKVfEJolTZPk0cCN3jdczePa9PjfUwPIyf6zEfhSrrQ1Q3PRklCtnZFln0tlQfQN4pOjkUS1FxWAi3VYZ9xWTShSGYt5rOPGHA0wWki+OV1tP4Ckh1lAPy2emZJuNcS8yf5cmmVg==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=aspeedtech.com; dmarc=pass action=none\n header.from=aspeedtech.com; dkim=pass header.d=aspeedtech.com; arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=aspeedtech.com;\n s=selector1;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=uyaHpbG6hh0JcTZB9avx2iqxVyV4vSDJmewhENDLklU=;\n b=c7q3VkAhxibdCUho03EskqP//tE3XBoGkem/LU4XQHiM1HSsMxTtjl0xMIQGplYYJ3RZX0r1F8RE3hFFi6AbgYaQapIxqMkjFdYVZQwaarjbMmvT9EfizZ/0MgFmMxn/HVW9nctyQCuGT9FzS34jLmVDhlPbmpmFJhY+WA5MG2ygCXpZ7uhO9TrZiENeyH2kx4VbH/aUiIijGTNhuoQuBLkiiLzrepjcYAqgQoHDxu9imIVvGiFDRjU9ZRT858vPg21gTYd4XZ6PMw/dtnrta82LTLq9JWEycEMmmto3QeToPHcy1hz6tgkKhHGaGwlDEP0AizAQq9+sM/m1FCwfWg==", "From": "Jamin Lin <jamin_lin@aspeedtech.com>", "To": "=?iso-8859-1?q?C=E9dric_Le_Goater?= <clg@kaod.org>,\n Peter Maydell <peter.maydell@linaro.org>,\n Steven Lee <steven_lee@aspeedtech.com>, Troy Lee <leetroy@gmail.com>,\n Kane Chen <kane_chen@aspeedtech.com>,\n Andrew Jeffery <andrew@codeconstruct.com.au>, Joel Stanley <joel@jms.id.au>,\n Pierrick Bouvier <pierrick.bouvier@linaro.org>,\n Alistair Francis <alistair@alistair23.me>, Kevin Wolf <kwolf@redhat.com>,\n Hanna Reitz <hreitz@redhat.com>,\n \"open list:ASPEED BMCs\" <qemu-arm@nongnu.org>,\n \"open list:All patches CC here\" <qemu-devel@nongnu.org>,\n \"open list:Block layer core\" <qemu-block@nongnu.org>", "CC": "Jamin Lin <jamin_lin@aspeedtech.com>, Troy Lee <troy_lee@aspeedtech.com>", "Subject": "[PATCH v4 08/21] hw/misc/aspeed_scu: Implement TSP reset and power-on\n control via SCU registers", "Thread-Topic": "[PATCH v4 08/21] hw/misc/aspeed_scu: Implement TSP reset and\n power-on control via SCU registers", "Thread-Index": "AQHczhpOZDVHLsCUQ0yoyGH5MyHKIQ==", "Date": "Fri, 17 Apr 2026 03:28:49 +0000", "Message-ID": "<20260417032837.2664122-9-jamin_lin@aspeedtech.com>", "References": "<20260417032837.2664122-1-jamin_lin@aspeedtech.com>", "In-Reply-To": "<20260417032837.2664122-1-jamin_lin@aspeedtech.com>", "Accept-Language": "zh-TW, en-US", "Content-Language": "en-US", "X-MS-Has-Attach": "", "X-MS-TNEF-Correlator": "", "authentication-results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=aspeedtech.com header.i=@aspeedtech.com\n header.a=rsa-sha256 header.s=selector1 header.b=c7q3VkAh;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)", "dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=aspeedtech.com;" ], "x-ms-publictraffictype": "Email", "x-ms-traffictypediagnostic": "TYPPR06MB8206:EE_|KL1PR06MB6299:EE_", "x-ms-office365-filtering-correlation-id": "cb0d7bd0-ef37-4121-96ff-08de9c317104", "x-ms-exchange-senderadcheck": "1", "x-ms-exchange-antispam-relay": "0", "x-microsoft-antispam": "BCL:0;\n ARA:13230040|1800799024|376014|7416014|366016|921020|38070700021|56012099003|18002099003|22082099003;", "x-microsoft-antispam-message-info": "\n SzQGIvd1o9dJzhmZQ3j4SDqHm5cg/4ArQPzkemot/Nz9kE5QztAOYjWW1pR6X4Kf4uwId8+lQI+qb3EiPVpYuaAVtJZdsiwCEB6yru/AGUpzN40tfqjApww7OVzZAYbEuKKdcXD7ERNPpbFm8lkzQ9NmClienwSEl1o/1IX4GimZcbRJ5jfotBJoPRY1Bu6IBuKOCf1e/aozV3sw+ErNj0NmvXbj8Rz8YALEo78azxiP3lUpFr1SqGD2NBlDWdwl9D9nJQXLjtyvGS36dWcbt2Z6C2dTzbi2WDLtd9qwF2NHBCEJA4ZqfYf4axdBj5ScchDeQZi3lJLL/365nAozNqwRMKMpDSxWYo/VAJejfF/8Ua3DoTet9Z4ELgc1nhyt8t/c4Av6bPHuTJmCxoi4w30EqK3D3yaRI4ExvSII65NVPJXcEWmggj+D08TiaA6CCUId8z1+QPsYzYGCFsRucGp+NZBPOOnhrw/e0qNjg57voZGGeX6FAxgJqLWU5jBr1LlM3hb+TP/yiUTDTU4n6Ol/AjKBfKJq1gyBbTH6CL+adugm4wo6CdNTH1gKqqp5tTrEXBrDvVA1LIyInv8sapmE9aCfBRmBHsG7z6Mc+PJCrMFgFjruaoSogqnleUYXAt91LsgBgWETXgb41LtJDCmwGqxVTLC5ubUT8Q22fuWikxndh653Fn148a2GBjaw8D+Y8Lft7gVxGBd/Jt7u50+o/iFpx7adbKWwIkVJ3O8XnLcHVPF8dFxgsf7obeD0GqrsFtKSSoGatbvNDKTfPHH3LO0S81qW+RtuVCReRTuleLTJ16btYWQII+P8Jwqv", "x-forefront-antispam-report": "CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;\n IPV:NLI; SFV:NSPM; H:TYPPR06MB8206.apcprd06.prod.outlook.com; PTR:; CAT:NONE;\n SFS:(13230040)(1800799024)(376014)(7416014)(366016)(921020)(38070700021)(56012099003)(18002099003)(22082099003);\n DIR:OUT; SFP:1102;", "x-ms-exchange-antispam-messagedata-chunkcount": "1", "x-ms-exchange-antispam-messagedata-0": "=?iso-8859-1?q?IlaFGlo8NVJyzxNqL4PN7RL?=\n\t=?iso-8859-1?q?SeVb4xTqQeTI3sdayFoHDhMDgKdQ3dHt22n2epjrEnX6dFSTmv4bz0gzRg60?=\n\t=?iso-8859-1?q?AOjqHzOXDWWUMaNN3Z261ody0v2XVPb+M/7NA6eEVZDZ6RqYSl3+YN0cxyDC?=\n\t=?iso-8859-1?q?p5e+O9oMZxYpG5rI/sazvNXEddI9XnPfUTO2EGUAVGUl+SMERfRInB28Qzgc?=\n\t=?iso-8859-1?q?HRZ+G3h6nIbSs+coPJ0ss3hrLxeCUscMOlwJUkaQ0cyqpToClm7VzTidlaLD?=\n\t=?iso-8859-1?q?X/vOp7ij5dxvmrwyNX3osMQ4pNEFHXVZDtiNDUEBtiWAQiMy5JRfdPT6lO3y?=\n\t=?iso-8859-1?q?cVuUetM//TUFHR9Iu4kB4h0nrPoZLLQaSTHgs/uroFJyZdCfPJlpUOEm87bg?=\n\t=?iso-8859-1?q?YGXTz6GaOLPBcfInBP/8EiRcqnIcqz5fxZ9N6ut9ITGmGTYboG/EOeRXOMFY?=\n\t=?iso-8859-1?q?nYoKd9umvviQd0+9Ab0nv/iLSLFyvLvBBx8vhyLhMqo5X75cdaUUkaUEar6R?=\n\t=?iso-8859-1?q?8HxBLkKJbBmZKMUkGU0eaStaE2ls21gz2/kcQeB78+tz5jY15CRx1b2wP7cX?=\n\t=?iso-8859-1?q?AQGwzkAIHY80qyILXiiegq+XZ0m1ZX36/6lbS10TPdaEf+6pEE1nKcyZYvQ0?=\n\t=?iso-8859-1?q?1DEXmVw2VGr7OjAez0wLqyYkmD2aJrnNZff4rSYwG59Tg2xbqGznnpuxYVb5?=\n\t=?iso-8859-1?q?qMHfjQVLc7h4dBBAH4oQKX4Q5XzTzzjyUKLov30IOmeO6pGSQl+dSPIiWoO8?=\n\t=?iso-8859-1?q?GDJtuvsEITfbN3/Vug3VG1LXDWQzALr10k5QKrPsm6ki+OZDvNZJAt9fUCWo?=\n\t=?iso-8859-1?q?LkIPpRVp2vjSlMpzUSIpGu3ShGAh2Ib63lO4gXwsoLMle8HZ3RAhYFU6D8ZC?=\n\t=?iso-8859-1?q?maIEk1oOh85o3HZ3AVP19YxiHgxdRJigU+pRINzSXI4Upt8MGRlULybSFDLs?=\n\t=?iso-8859-1?q?9OaQM1Igoy6desKAmRr9csPd/0lbtoKuU04vnUaozrq8qjUsOkFujLuFpKhn?=\n\t=?iso-8859-1?q?w1zbP64uwixs0RNVjf77sp6/fWHzwraShoT3FLrGNOx6jPYkKnFRLzIfXZkC?=\n\t=?iso-8859-1?q?GTtqDMOcJT8NkxVeNbJAq8zn/9C7jTt73L3fTO9yq4kscp6QvubEwXreQV5b?=\n\t=?iso-8859-1?q?ZRD2lo6oylirzlAL1MqfCwnHhAoW3t1cuA/b6dTP6inuuTZo5J7ipsS8Jz3H?=\n\t=?iso-8859-1?q?Xwr8eaxjY3754Kq4hLD/7CbP7OKMhDXg0mjUfWSeihHmfkc3b7W1HtMUQ4UZ?=\n\t=?iso-8859-1?q?qC8AxzZ/tTwY4pdYZWT86l+JjD9u7sX0DKcoTy3cEKU4/yCbaY9vRIbAfteu?=\n\t=?iso-8859-1?q?HaoM3udWBKFOAyA0bdDFfi3URyfX8bGPcx4NSVuX5PT2dg+oAFm+l4t6iOEQ?=\n\t=?iso-8859-1?q?pYi9G+Oc6exWVrwqMmI7wyLdgnFqgpoQHgPgow6DWIIdYT3rrYDzbCQbq2rg?=\n\t=?iso-8859-1?q?DQixGarjEDmr59R09Lh1R/m1bjpMdkeHVb3SUPu8zzPdWfoz3HN9MWLHzqwy?=\n\t=?iso-8859-1?q?Uz+dggCNlaAtAQpBiM40Y1+Q279v6b5lQzMSsa7nyoUV8pkIGJRFI/C+CHwX?=\n\t=?iso-8859-1?q?vcu5AMJJdfov3TCCKMcBXubNzBC7/Hrq4TL5Lr8flJ5VWPbr+9Qe/l0RWGHt?=\n\t=?iso-8859-1?q?M+yWqld1MbGvXxdMA0sD2yrkYhuHzvfrMoEzzublBcc5FmuVNbC9O2xfHdX6?=\n\t=?iso-8859-1?q?4SdnETJrojzfOdFDJ1nBi3g3tIiKS7bD/hKb8CvE4NLWIlFzSar0wRaFGxlU?=\n\t=?iso-8859-1?q?9CHjzle0UynC52RQMOqgREds45zqJ8NN13DxxyZnavICJig=3D=3D?=", "Content-Type": "text/plain; charset=\"iso-8859-1\"", "Content-Transfer-Encoding": "quoted-printable", "MIME-Version": "1.0", "X-Exchange-RoutingPolicyChecked": "\n MSdDgdKmwgeMTxISMQmhVV4t3qVHdyj9AYvDf9Gk3NbPQ6w57jozZy3S9sL8h/xDl8L410J1+VtVq+MI/tG3Aqs74kqQCutfi1Bne0wAdLtr4CndghxyjrOGlnjgPLQfAtBsSk0P7+5bjXAVjs9bdYWjsbr7zDztmUz2N4femc9FLIgTKgGd4RW64ZMU1i2r3BREmRS+eLUYwNVocheZNjNcNprhtF9hN7sVZjxmF8Z9fmNj5fCy4VDGWu9lLViqPKWsAzQUO5P0LlM70S0/vuyen4eF2v2BZK0VaYkVZydrisvv9BxPuZzu07uBbXLtVIcDIK1fP+WbFHLq5OmN+A==", "X-OriginatorOrg": "aspeedtech.com", "X-MS-Exchange-CrossTenant-AuthAs": "Internal", "X-MS-Exchange-CrossTenant-AuthSource": "TYPPR06MB8206.apcprd06.prod.outlook.com", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n cb0d7bd0-ef37-4121-96ff-08de9c317104", "X-MS-Exchange-CrossTenant-originalarrivaltime": "17 Apr 2026 03:28:49.6430 (UTC)", "X-MS-Exchange-CrossTenant-fromentityheader": "Hosted", "X-MS-Exchange-CrossTenant-id": "43d4aa98-e35b-4575-8939-080e90d5a249", "X-MS-Exchange-CrossTenant-mailboxtype": "HOSTED", "X-MS-Exchange-CrossTenant-userprincipalname": "\n FWCmbl2xQU0xTUzd5T/4TVGWaJRj1tJfAVjX8AHeHgtawGsecsSmIb4rQx1V+lpvNxf7iL5jHIhiFDZSmMDzzHJlYPbDSNZzmY2XR2M/9Rw=", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "KL1PR06MB6299", "Received-SPF": "pass client-ip=2a01:111:f403:c405::5;\n envelope-from=jamin_lin@aspeedtech.com;\n helo=TYPPR03CU001.outbound.protection.outlook.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n SPF_HELO_PASS=-0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "This patch implements TSP reset and power control logic in the SCU module\nfor AST2700. It introduces support for the following behavior:\n\n1. TSP Reset Trigger (via SCU 0x220):\n\n - TSP reset is triggered by writing 1 to bit 9 (RW1S) of SYS_RESET_CTRL_2.\n\n2. TSP Reset State and Source Hold (via SCU 0x160):\n\n - Upon reset, bit 8 (RST_RB) is set to indicate the TSP is in reset.\n - Bit 10 (RST_SRC_RB) is set to indicate the reset was triggered by an external source.\n - Bit 1 (RST) is a software-controlled bit used to request holding TSP in reset.\n - If an external reset source is present and bit 1 is set, bit 9 (RST_HOLD_RB)\n will also be asserted to indicate the TSP is being held in reset.\n - If bit 1 is cleared, RST_HOLD_RB will be deasserted accordingly.\n\n3. Hold Release and Power-on:\n\n - If RST_HOLD_RB is clear (0), TSP is powered on immediately after reset is deasserted.\n - If RST_HOLD_RB is set (1), the user must write ENABLE (bit 0) to TSP_CTRL_0 to release\n the hold and power on TSP explicitly.\n - Writing ENABLE (bit 0) is a one-shot operation and will auto-clear after execution.\n\n4. Reset Status Clear (via SCU 0x224):\n\n - The reset status can be cleared by writing 1 to bit 9 (RW1C) of SYS_RST_CLR_2,\n which will deassert RST_SRC_RB and potentially trigger power-on if no hold is active.\n\n5. TSP Power Control Logic:\n\n - handle_ssp_tsp_on() clears RST_SRC_RB and RST_RB (if not held), and invokes\n arm_set_cpu_on_and_reset(cpuid) to power on the TSP core (CPUID 5).\n - handle_ssp_tsp_off() sets RST_RB and RST_SRC_RB; if RST is active, also asserts\n RST_HOLD_RB and invokes arm_set_cpu_off(cpuid).\n\nThe default values are based on EVB (evaluation board) register dump observations.\nTSP reset control shares the same helper functions and register bit layout as SSP,\nwith logic selected by cpuid and distinct external reset sources.\n\nSigned-off-by: Jamin Lin <jamin_lin@aspeedtech.com>\n---\n hw/misc/aspeed_scu.c | 37 ++++++++++++++++++++++++++++++++++++-\n 1 file changed, 36 insertions(+), 1 deletion(-)", "diff": "diff --git a/hw/misc/aspeed_scu.c b/hw/misc/aspeed_scu.c\nindex d6c60b1d34..6512b5fccd 100644\n--- a/hw/misc/aspeed_scu.c\n+++ b/hw/misc/aspeed_scu.c\n@@ -147,6 +147,7 @@\n \n /* SSP TSP */\n #define AST2700_SCU_SSP_CTRL_0 TO_REG(0x120)\n+#define AST2700_SCU_TSP_CTRL_0 TO_REG(0x160)\n #define AST2700_SSP_TSP_ENABLE BIT(0)\n #define AST2700_SSP_TSP_RST BIT(1)\n #define AST2700_SSP_TSP_RST_RB BIT(8)\n@@ -155,6 +156,9 @@\n #define AST2700_SCU_SYS_RST_CTRL_1 TO_REG(0x200)\n #define AST2700_SCU_SYS_RST_CLR_1 TO_REG(0x204)\n #define AST2700_SCU_SYS_RST_SSP BIT(30)\n+#define AST2700_SCU_SYS_RST_CTRL_2 TO_REG(0x220)\n+#define AST2700_SCU_SYS_RST_CLR_2 TO_REG(0x224)\n+#define AST2700_SCU_SYS_RST_TSP BIT(9)\n \n #define AST2700_SCU_CLK_SEL_1 TO_REG(0x280)\n #define AST2700_SCU_HPLL_PARAM TO_REG(0x300)\n@@ -952,7 +956,10 @@ static void aspeed_ast2700_scu_write(void *opaque, hwaddr offset,\n \n switch (reg) {\n case AST2700_SCU_SSP_CTRL_0:\n- cpuid = a->ssp_cpuid;\n+ case AST2700_SCU_TSP_CTRL_0:\n+ cpuid = (reg == AST2700_SCU_SSP_CTRL_0) ?\n+ a->ssp_cpuid : a->tsp_cpuid;\n+\n if (cpuid < 0) {\n return;\n }\n@@ -1008,6 +1015,28 @@ static void aspeed_ast2700_scu_write(void *opaque, hwaddr offset,\n }\n s->regs[AST2700_SCU_SYS_RST_CTRL_1] &= ~active;\n return;\n+ case AST2700_SCU_SYS_RST_CTRL_2:\n+ if (a->tsp_cpuid < 0) {\n+ return;\n+ }\n+ data &= 0x00001fff;\n+ if (data & AST2700_SCU_SYS_RST_TSP) {\n+ handle_2700_ssp_tsp_off(s, a->tsp_cpuid, AST2700_SCU_TSP_CTRL_0);\n+ }\n+ s->regs[reg] |= data;\n+ return;\n+ case AST2700_SCU_SYS_RST_CLR_2:\n+ if (a->tsp_cpuid < 0) {\n+ return;\n+ }\n+ data &= 0x00001fff;\n+ oldval = s->regs[AST2700_SCU_SYS_RST_CTRL_2];\n+ active = data & oldval;\n+ if (active & AST2700_SCU_SYS_RST_TSP) {\n+ handle_2700_ssp_tsp_on(s, a->tsp_cpuid, AST2700_SCU_TSP_CTRL_0);\n+ }\n+ s->regs[AST2700_SCU_SYS_RST_CTRL_2] &= ~active;\n+ return;\n default:\n qemu_log_mask(LOG_GUEST_ERROR,\n \"%s: Unhandled write at offset 0x%\" HWADDR_PRIx \"\\n\",\n@@ -1036,7 +1065,9 @@ static const uint32_t ast2700_a0_resets[ASPEED_AST2700_SCU_NR_REGS] = {\n [AST2700_HW_STRAP1_SEC2] = 0x00000000,\n [AST2700_HW_STRAP1_SEC3] = 0x1000408F,\n [AST2700_SCU_SSP_CTRL_0] = 0x000007FE,\n+ [AST2700_SCU_TSP_CTRL_0] = 0x000007FE,\n [AST2700_SCU_SYS_RST_CTRL_1] = 0xFFC37FDC,\n+ [AST2700_SCU_SYS_RST_CTRL_2] = 0x00001FFF,\n [AST2700_SCU_HPLL_PARAM] = 0x0000009f,\n [AST2700_SCU_HPLL_EXT_PARAM] = 0x8000004f,\n [AST2700_SCU_DPLL_PARAM] = 0x0080009f,\n@@ -1067,6 +1098,10 @@ static void aspeed_ast2700_scu_reset(DeviceState *dev)\n if (a->ssp_cpuid > 0) {\n arm_set_cpu_off(a->ssp_cpuid);\n }\n+\n+ if (a->tsp_cpuid > 0) {\n+ arm_set_cpu_off(a->tsp_cpuid);\n+ }\n }\n \n static void aspeed_2700_scu_realize(DeviceState *dev, Error **errp)\n", "prefixes": [ "v4", "08/21" ] }