Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2224186/?format=api
{ "id": 2224186, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2224186/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260417032837.2664122-8-jamin_lin@aspeedtech.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.2/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260417032837.2664122-8-jamin_lin@aspeedtech.com>", "list_archive_url": null, "date": "2026-04-17T03:28:48", "name": "[v4,07/21] hw/misc/aspeed_scu: Implement SSP reset and power-on control via SCU registers", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "dcad9e9aea39e5f42cefe16fddc3753ac123920a", "submitter": { "id": 81768, "url": "http://patchwork.ozlabs.org/api/1.2/people/81768/?format=api", "name": "Jamin Lin", "email": "jamin_lin@aspeedtech.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260417032837.2664122-8-jamin_lin@aspeedtech.com/mbox/", "series": [ { "id": 500228, "url": "http://patchwork.ozlabs.org/api/1.2/series/500228/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500228", "date": "2026-04-17T03:28:41", "name": "Add SSP/TSP power control and DRAM remap support for AST2700", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/500228/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2224186/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2224186/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=aspeedtech.com header.i=@aspeedtech.com\n header.a=rsa-sha256 header.s=selector1 header.b=eKukVpjL;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)", "dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=aspeedtech.com;" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fxgQF4jj6z2125\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 17 Apr 2026 13:31:00 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wDZtA-0002Hr-S4; Thu, 16 Apr 2026 23:29:04 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <jamin_lin@aspeedtech.com>)\n id 1wDZt9-0002Gu-DW; Thu, 16 Apr 2026 23:29:03 -0400", "from mail-japaneastazlp170130007.outbound.protection.outlook.com\n ([2a01:111:f403:c405::7] helo=TYDPR03CU002.outbound.protection.outlook.com)\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <jamin_lin@aspeedtech.com>)\n id 1wDZt6-0005q6-Pp; Thu, 16 Apr 2026 23:29:03 -0400", "from TYPPR06MB8206.apcprd06.prod.outlook.com (2603:1096:405:383::19)\n by KL1PR06MB6299.apcprd06.prod.outlook.com (2603:1096:820:ce::14)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9818.25; Fri, 17 Apr\n 2026 03:28:48 +0000", "from TYPPR06MB8206.apcprd06.prod.outlook.com\n ([fe80::e659:1ead:77cb:f6d3]) by TYPPR06MB8206.apcprd06.prod.outlook.com\n ([fe80::e659:1ead:77cb:f6d3%3]) with mapi id 15.20.9818.023; Fri, 17 Apr 2026\n 03:28:48 +0000" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=cqkhgKk45br2+CAnp9SOIHXVoFb9dusYkHF8YEl+9k5L9+ib9GHOQyejgu0k3Vm3IWeFAK9v6N0gOO6WqewlBg90RQ0Ss7fXht84uehNo3jlOygpgJNS/Bt0YSHmJCcMqZlA1cpds/ex8jZhvNvDre579mec1ODO3DVJl70gtFssUrONQiuT2YptfSh0hXrEF/S399DmeLvHAunTedmaGIkytalucyRXYY6heQ+bMxLdPCxnYfe//DJ1t7hsYfcZDEGOmXlneOSjndFvoTtf8DSBrOglM/05DJTMERS/XzIdw0JhbLWhyKBwIEuhhuLCeVqzQ++/xDFYvy3O2OySLA==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=MzNnHwuUXze6sA6xPQCTaYr9YA476laQBgHkXdNhNfE=;\n b=zFmRNdH7Xb7+E1uRk3/AoMizI9g8QaOUfnzRt7SfUECQGVJ99v12LUIfxjvDJnK+8K5ZbPQx3rL8AaIzxTnT9kI1pet17vw2/uuTYMK9Hkp1aqrPUB+URoimcerw82SP6GtfbmrMsCGlPFfWjEf/RyYucLv0NxzsnCR4H4R3y0OvcFD7uRyiRhWJP5vHhw6P6QVpyN7sifNuyOD905XSPV1menSduFF2fyE4JxYvkUEotH9phNWR+qCwZUo8/tzmDw/G3Dm2xs5Dmh3hBNSPAD6Pt/CfzB/bo/2RhAjgD/bUel4jUETnGT+bpiShhPlTabnqsU2ccwFer0tKvJbgqA==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=aspeedtech.com; dmarc=pass action=none\n header.from=aspeedtech.com; dkim=pass header.d=aspeedtech.com; arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=aspeedtech.com;\n s=selector1;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=MzNnHwuUXze6sA6xPQCTaYr9YA476laQBgHkXdNhNfE=;\n b=eKukVpjLjo2rKtDbO7jVvZzHiADnwR5ciCc2pz3ayCMWeVPLjI7c9IGX2+qHIZ5mWK0hVCjhxBJQGSv4t31+4pgZf+FzJ8zAsC2Rsfj9sCFzveg5YlnkrdX8f//4zWBC/XUKVT97F2vFxpIrGVqLg+jmtob7/ONtaAadDW7SyoEKnW4+qVke4GabPAZfnYXFCidQ7ittL62nE1ZiO/6Bho7HPSuu73+judbGOA8pz7JdpVi1VCHwiEdQ6EEbWjxsLTZ3pl23WEv2839f6Ec5biqX861BAtfa1S7NAtnJkWd7/Mz9Ehrq0xqppeVhMoUBw8iBoTeW2xEwmY+8sMIspg==", "From": "Jamin Lin <jamin_lin@aspeedtech.com>", "To": "=?iso-8859-1?q?C=E9dric_Le_Goater?= <clg@kaod.org>,\n Peter Maydell <peter.maydell@linaro.org>,\n Steven Lee <steven_lee@aspeedtech.com>, Troy Lee <leetroy@gmail.com>,\n Kane Chen <kane_chen@aspeedtech.com>,\n Andrew Jeffery <andrew@codeconstruct.com.au>, Joel Stanley <joel@jms.id.au>,\n Pierrick Bouvier <pierrick.bouvier@linaro.org>,\n Alistair Francis <alistair@alistair23.me>, Kevin Wolf <kwolf@redhat.com>,\n Hanna Reitz <hreitz@redhat.com>,\n \"open list:ASPEED BMCs\" <qemu-arm@nongnu.org>,\n \"open list:All patches CC here\" <qemu-devel@nongnu.org>,\n \"open list:Block layer core\" <qemu-block@nongnu.org>", "CC": "Jamin Lin <jamin_lin@aspeedtech.com>, Troy Lee <troy_lee@aspeedtech.com>", "Subject": "[PATCH v4 07/21] hw/misc/aspeed_scu: Implement SSP reset and power-on\n control via SCU registers", "Thread-Topic": "[PATCH v4 07/21] hw/misc/aspeed_scu: Implement SSP reset and\n power-on control via SCU registers", "Thread-Index": "AQHczhpNTgWtiUEuW0WJEruo+V6wSw==", "Date": "Fri, 17 Apr 2026 03:28:48 +0000", "Message-ID": "<20260417032837.2664122-8-jamin_lin@aspeedtech.com>", "References": "<20260417032837.2664122-1-jamin_lin@aspeedtech.com>", "In-Reply-To": "<20260417032837.2664122-1-jamin_lin@aspeedtech.com>", "Accept-Language": "zh-TW, en-US", "Content-Language": "en-US", "X-MS-Has-Attach": "", "X-MS-TNEF-Correlator": "", "authentication-results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=aspeedtech.com header.i=@aspeedtech.com\n header.a=rsa-sha256 header.s=selector1 header.b=eKukVpjL;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)", "dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=aspeedtech.com;" ], "x-ms-publictraffictype": "Email", "x-ms-traffictypediagnostic": "TYPPR06MB8206:EE_|KL1PR06MB6299:EE_", "x-ms-office365-filtering-correlation-id": "2b126571-135c-419d-abea-08de9c31703c", "x-ms-exchange-senderadcheck": "1", "x-ms-exchange-antispam-relay": "0", "x-microsoft-antispam": "BCL:0;\n ARA:13230040|1800799024|376014|7416014|366016|921020|38070700021|56012099003|18002099003|22082099003;", "x-microsoft-antispam-message-info": "\n PWgZPXZkocp4ud+FbpRkXZHeGllSlgeReDqSnGSCt4xBtWA6gzx4uU6W/Gg9owCNSdaaO3C5TBjYosOqyOckxG4Q0njfCkHD5sifUbjSb8IZNU2uOt0kxNlHR00H/doNWFUuSEYBxXRO8j03HFK2wkrIF/1YPtNHzcH54FdKiA49+8UkOXyCUHiDD2iVkIvCc71YcwfcGAGHJn3XvbTNjYJyZ0YkF//cqNCqP21+axq+n+0rNe5q5Ul/4O0pmTwn3cXIJ6qiPgmaVPaDparXHzPlIMotO+RjiqWVhBQS4MCtty0uxdlOT0ralU5eD0dA99LSSakZBnX4RK2Gcn1zLVwNIwSkNVPT8i/nzGlEl3x7DKsOzx/6L7ATSNB1j8pqgsttbVANpAJi/Btp4PeXmw3lraPIzhpFpntbYR22nlsvcH6NB+ljurHcH+8flSKxxqfX9uz+plFKRM+dXdMROgDF2fYmZZNLzII8XQzFRa6779CaEL9wry2FtPEDe5XfyXjVhFAqFBkDa6krFkNvpKXpgZK3olmUWEyDvg3YE88QFy6bCFQWbx7gZQzbsR/z9a0G4CcBr64UUGUEaScQbjgj73eHtXyiyZQ8LT1UHVAbLSmLSjRRVCSSx6MZF7159FXc3vuitgbt5V5tnZEtJVWWxu7ThQjW/QPAVcooCbDPt/MWyt+VNDzTI5FxT5xR25vUcj1RH4W7dv+e4CNosegerGasW0V4ySXPYQ6q9Wk/qQSFaqrpCi4HlieIquq5O1mwxfDpUvFLDAHtgPt1uhoOswE/sNyW7b7I2PSr6L17NDQOMHL5Ehky/lzIOSog", "x-forefront-antispam-report": "CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;\n IPV:NLI; SFV:NSPM; H:TYPPR06MB8206.apcprd06.prod.outlook.com; PTR:; CAT:NONE;\n SFS:(13230040)(1800799024)(376014)(7416014)(366016)(921020)(38070700021)(56012099003)(18002099003)(22082099003);\n DIR:OUT; SFP:1102;", "x-ms-exchange-antispam-messagedata-chunkcount": "1", "x-ms-exchange-antispam-messagedata-0": "=?iso-8859-1?q?5autV7Jp8hgSA6zKAZwFwDd?=\n\t=?iso-8859-1?q?fCNWvgF+XJtKaxQqnwBLIr448tXMZyZlYocEIi6FHF+qSf4eiSXOa70s6u8W?=\n\t=?iso-8859-1?q?nLbTFxnyAhuIWVaEaBo2K4DJ/jeFy1v+RsCPY8Rzsp1lb8Yy3T8z9wRXCYP8?=\n\t=?iso-8859-1?q?AzcYlKnQ4748GG6xIOSMNyY7UzVuXZWIbGjc2OiovIBOMfEl4FYzvjajqgE0?=\n\t=?iso-8859-1?q?0IAUYnon7h9DKAw+VCbb6RpjQj1NOV2TVGt3MMr5I1LfFYqO1NFOljhwzr6M?=\n\t=?iso-8859-1?q?Cjpbsfa50YdOXVUxj8SdVQ/71jMxtBz7dXUzR99mfLl7Q/j4upXTSZSAARwv?=\n\t=?iso-8859-1?q?nzoyPqR/+t/6F6jr3ACSPIQ8lSiXrdA6DaENKrF9yGOaL/Akk7074VjUr/Uw?=\n\t=?iso-8859-1?q?69EU2x5ghLWqkIiF4C0EbgTY7MkBOArX7+dNkTDAXgv5cfLuhm+R4BQUPhDu?=\n\t=?iso-8859-1?q?zS3F+EoUSfTtOYVYwIdf+py5M/Y+qESLddThTDFRS9EARrqk0UeBpotTW+YL?=\n\t=?iso-8859-1?q?Mcw191e5FIYrzg4DOPznRJyhEfwpOh4JR/q007YRYCDoTSw9rZZmXXigm1N9?=\n\t=?iso-8859-1?q?mDh9DB8D2ZoJjBsmWPiLuCI2I9iurFrKhAOgb4/pDQ4c28yl3h3LPNlMjp3K?=\n\t=?iso-8859-1?q?jGJrXcw6QnyGZ8oqzr+wLlRHIjBzOS5PUrHz7Ac0GoC1v1QSK4XWM0WecywP?=\n\t=?iso-8859-1?q?Rmwyna9JM0dAIFqIWA1qgqAxPl69+PIRVULyTVtjuWI2yOmAy6sjXdyuqDrt?=\n\t=?iso-8859-1?q?k61UsQOwRgxvC0FtzO419OKJ11pdgLZnNVQG8UVh2cnlAaZwE0+Y2nd2K0I0?=\n\t=?iso-8859-1?q?tGh9Gf6VyvpUtOnx9FBSUpUUed02PgHRkbGN/1zJuy62iTiv8M6Fi0BjQ7r1?=\n\t=?iso-8859-1?q?1YFeFOzVnnkRbhmGdY+AamdXzSAFSJlYpB/GjrAmqEFJJ2E/ZfnShqJcI+Nh?=\n\t=?iso-8859-1?q?4X/uepOied+9eK+FHvkFIgD2LvoAEZmyRwlYdpq8R05VtyiLaiM25t0nDAWt?=\n\t=?iso-8859-1?q?qF/cW4ftYsiXND/mppulrG0dS6UPAz12RWrhMhX+lFupiPGFk0dG3bU5Z39U?=\n\t=?iso-8859-1?q?XjBqZ4DW3iM+NKZLkPfVhZCj6q3PgWpePQNy81lw96T8CDS4ly8tqnUnji0w?=\n\t=?iso-8859-1?q?GA1OoHzgXX+wjqUzbCzyQA58ZndXzbeBAi5RrhHGPGtzUq5oMe5xsXOBxFp9?=\n\t=?iso-8859-1?q?WcPxDd77oHjtR2ehAhvnwQsOf5Ei56unF8Afl3qV+rdB/70mxq8k2oRBAu6c?=\n\t=?iso-8859-1?q?3XztuhLdw0riOMIJcLhMj/HZhIDQZtSxpDu8i9bxHZpazmTAh+92d+He01rn?=\n\t=?iso-8859-1?q?WnuNRNxRQAhHkiCNmx3iSm0y148t8DXbknJyTuHtlHH2hzcwlsXCn5YauVbu?=\n\t=?iso-8859-1?q?TAaCHScZJF3Utm6LtssnILT5AetcRXmLBXVg5WR/hoMXroPHDkjROI2OH2gM?=\n\t=?iso-8859-1?q?feEC5rOri1XWWI/CxNs6nX6kHV8zltbGXRagPqUIKq0qMYQp88liRTNFpRTn?=\n\t=?iso-8859-1?q?RpVwY8wE2qj4k1FEfGdXnyfHbTIOVtDMDFkd4BKLcnqaff//v2bIHVd1nTZC?=\n\t=?iso-8859-1?q?zBQuHwSMO77ixXFJRqx+2GDPCfmskgn/UrCpRoAnfZvHgv9DSp6pi/ZOfjqG?=\n\t=?iso-8859-1?q?Oaw2xe15MKSqxM6tWB3e4zvoOJX9cG2bxGP4A/YtMZQ7YX9pd+LAPEh6Iisi?=\n\t=?iso-8859-1?q?shxs9TvpSlg8iyTlC3lJPsWuV04RfsDUV4gI4d38ipdnObq5GLgukWW1EdWY?=\n\t=?iso-8859-1?q?4TMT8bYgTs3XbMf2yt5FNu8AJdbLPX4kER/w4ZKBsiC93sQ=3D=3D?=", "Content-Type": "text/plain; charset=\"iso-8859-1\"", "Content-Transfer-Encoding": "quoted-printable", "MIME-Version": "1.0", "X-Exchange-RoutingPolicyChecked": "\n ZArIToNqJK+ypgNUJbeQXNRg9e8lYJFqURGOUQGp83fDTM3JL2O0YWwyfdpAStZHomP8JtncFCLdaiPCW6uKfsY/nXCufLkYqeEWKIopwrkb//7SIfoRkVg0qM117EnY5XBb7UA+vkjysR7Qpeqm4WOD+HpMYNAUQg735rg8uXywuUkDeX53c1fzTwErhHvX73auuW3Ozp4vsjbw5vKEbWjcqTcIn5nwexAsRrvUW76PtMJca4fk7yEtfImDyOrDHVzniU/sVzWwSM9Ozd+kpLrn2cglLPXX/e/E5YRgKUpdqsdJ+l7gEbNm09BUX9QFauNRwYAAJVDdoEIpkqpmaA==", "X-OriginatorOrg": "aspeedtech.com", "X-MS-Exchange-CrossTenant-AuthAs": "Internal", "X-MS-Exchange-CrossTenant-AuthSource": "TYPPR06MB8206.apcprd06.prod.outlook.com", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 2b126571-135c-419d-abea-08de9c31703c", "X-MS-Exchange-CrossTenant-originalarrivaltime": "17 Apr 2026 03:28:48.3501 (UTC)", "X-MS-Exchange-CrossTenant-fromentityheader": "Hosted", "X-MS-Exchange-CrossTenant-id": "43d4aa98-e35b-4575-8939-080e90d5a249", "X-MS-Exchange-CrossTenant-mailboxtype": "HOSTED", "X-MS-Exchange-CrossTenant-userprincipalname": "\n NEzKGFAcGNtU3fLXylTaHHoUNYRRhIOLwwGO+1PQn3iaBTmgusttox/Eg1XT0oNXC4dmMllZp2+Bx/jo4OjWjfjoWvLA4YGRn1c1n2VTGoA=", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "KL1PR06MB6299", "Received-SPF": "pass client-ip=2a01:111:f403:c405::7;\n envelope-from=jamin_lin@aspeedtech.com;\n helo=TYDPR03CU002.outbound.protection.outlook.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "This patch implements SSP reset and power control logic in the SCU for AST2700.\nIt introduces support for the following behavior:\n\n1. SSP Reset Trigger (via SCU 0x200):\n - SSP reset is triggered by writing 1 to bit 30 (RW1S) of SYS_RESET_CTRL_1.\n\n2. SSP Reset State and Source Hold (via SCU 0x120):\n - Upon reset, bit 8 (RST_RB) is set to indicate the SSP is in reset.\n - Bit 10 (RST_SRC_RB) is set to indicate the reset was triggered by an external source.\n - Bit 1 (RST) is a software-controlled bit used to request holding SSP in reset.\n - If an external reset source is present and bit 1 is set, bit 9 (RST_HOLD_RB)\n will also be asserted to indicate the SSP is being held in reset.\n - If bit 1 is cleared, RST_HOLD_RB will be deasserted accordingly.\n\n3. Hold Release and Power-on:\n - If RST_HOLD_RB is clear (0), SSP is powered on immediately after reset is deasserted.\n - If RST_HOLD_RB is set (1), the user must write ENABLE (bit 0) to SSP_CTRL_0 to release\n the hold and power on SSP explicitly.\n - Writing ENABLE (bit 0) is a one-shot operation and will auto-clear after execution.\n\n4. Reset Status Clear (via SCU 0x204):\n - The reset status can be cleared by writing 1 to bit 30 (RW1C) of SYS_RST_CLR_1,\n which will deassert RST_SRC_RB and potentially trigger power-on if no hold is active.\n\n5. SSP Power Control Logic:\n - `handle_ssp_tsp_on()` clears RST_SRC_RB and RST_RB (if not held), and invokes\n `arm_set_cpu_on_and_reset(cpuid)` to power on the SSP core (CPUID 4).\n - `handle_ssp_tsp_off()` sets RST_RB and RST_SRC_RB; if RST is active, also asserts\n RST_HOLD_RB and invokes `arm_set_cpu_off(cpuid)`.\n\n6. Register Initialization and Definitions:\n - Adds SCU register definitions for SSP_CTRL_0 (0x120), SYS_RST_CTRL_1 (0x200),\n and SYS_RST_CLR_1 (0x204).\n - Updates the reset values for these registers during SCU initialization.\n\nThe default values are based on EVB (evaluation board) register dump observations.\nThis patch enables proper modeling of SSP lifecycle management across reset,\nhold, and power-on states for the AST2700 SoC.\n\nSigned-off-by: Jamin Lin <jamin_lin@aspeedtech.com>\n---\n hw/misc/aspeed_scu.c | 109 +++++++++++++++++++++++++++++++++++++++++++\n 1 file changed, 109 insertions(+)", "diff": "diff --git a/hw/misc/aspeed_scu.c b/hw/misc/aspeed_scu.c\nindex 2150261f40..d6c60b1d34 100644\n--- a/hw/misc/aspeed_scu.c\n+++ b/hw/misc/aspeed_scu.c\n@@ -21,6 +21,7 @@\n #include \"qemu/module.h\"\n #include \"trace.h\"\n #include \"qemu/units.h\"\n+#include \"target/arm/arm-powerctl.h\"\n \n #define TO_REG(offset) ((offset) >> 2)\n \n@@ -144,6 +145,17 @@\n #define AST2700_HW_STRAP1_SEC2 TO_REG(0x28)\n #define AST2700_HW_STRAP1_SEC3 TO_REG(0x2C)\n \n+/* SSP TSP */\n+#define AST2700_SCU_SSP_CTRL_0 TO_REG(0x120)\n+#define AST2700_SSP_TSP_ENABLE BIT(0)\n+#define AST2700_SSP_TSP_RST BIT(1)\n+#define AST2700_SSP_TSP_RST_RB BIT(8)\n+#define AST2700_SSP_TSP_RST_HOLD_RB BIT(9)\n+#define AST2700_SSP_TSP_RST_SRC_RB BIT(10)\n+#define AST2700_SCU_SYS_RST_CTRL_1 TO_REG(0x200)\n+#define AST2700_SCU_SYS_RST_CLR_1 TO_REG(0x204)\n+#define AST2700_SCU_SYS_RST_SSP BIT(30)\n+\n #define AST2700_SCU_CLK_SEL_1 TO_REG(0x280)\n #define AST2700_SCU_HPLL_PARAM TO_REG(0x300)\n #define AST2700_SCU_HPLL_EXT_PARAM TO_REG(0x304)\n@@ -864,6 +876,35 @@ static const TypeInfo aspeed_2600_scu_info = {\n .class_init = aspeed_2600_scu_class_init,\n };\n \n+static void handle_2700_ssp_tsp_on(struct AspeedSCUState *s, int cpuid,\n+ int reg)\n+{\n+ uint32_t val = s->regs[reg];\n+\n+ val &= ~AST2700_SSP_TSP_RST_SRC_RB;\n+ if (!(val & AST2700_SSP_TSP_RST_HOLD_RB)) {\n+ val &= ~AST2700_SSP_TSP_RST_RB;\n+ arm_set_cpu_on_and_reset(cpuid);\n+ }\n+\n+ s->regs[reg] = val;\n+}\n+\n+static void handle_2700_ssp_tsp_off(struct AspeedSCUState *s, int cpuid,\n+ int reg)\n+{\n+ uint32_t val = s->regs[reg];\n+\n+ val |= AST2700_SSP_TSP_RST_RB;\n+ val |= AST2700_SSP_TSP_RST_SRC_RB;\n+ if (val & AST2700_SSP_TSP_RST) {\n+ val |= AST2700_SSP_TSP_RST_HOLD_RB;\n+ }\n+ arm_set_cpu_off(cpuid);\n+\n+ s->regs[reg] = val;\n+}\n+\n static uint64_t aspeed_ast2700_scu_read(void *opaque, hwaddr offset,\n unsigned size)\n {\n@@ -891,10 +932,14 @@ static uint64_t aspeed_ast2700_scu_read(void *opaque, hwaddr offset,\n static void aspeed_ast2700_scu_write(void *opaque, hwaddr offset,\n uint64_t data64, unsigned size)\n {\n+ Aspeed2700SCUState *a = ASPEED_2700_SCU(opaque);\n AspeedSCUState *s = ASPEED_SCU(opaque);\n int reg = TO_REG(offset);\n /* Truncate here so bitwise operations below behave as expected */\n uint32_t data = data64;\n+ uint32_t active;\n+ uint32_t oldval;\n+ int cpuid;\n \n if (reg >= ASPEED_AST2700_SCU_NR_REGS) {\n qemu_log_mask(LOG_GUEST_ERROR,\n@@ -906,6 +951,63 @@ static void aspeed_ast2700_scu_write(void *opaque, hwaddr offset,\n trace_aspeed_ast2700_scu_write(offset, size, data);\n \n switch (reg) {\n+ case AST2700_SCU_SSP_CTRL_0:\n+ cpuid = a->ssp_cpuid;\n+ if (cpuid < 0) {\n+ return;\n+ }\n+ oldval = s->regs[reg];\n+ data &= 0xff;\n+ active = oldval ^ data;\n+\n+ /*\n+ * If reset bit is being released (1 -> 0) and no other reset source\n+ * is active, clear HOLD_RB and power on the corresponding CPU.\n+ */\n+ if ((active & AST2700_SSP_TSP_RST) && !(data & AST2700_SSP_TSP_RST)) {\n+ s->regs[reg] &= ~AST2700_SSP_TSP_RST_HOLD_RB;\n+ if ((oldval & AST2700_SSP_TSP_RST_RB) &&\n+ !(oldval & AST2700_SSP_TSP_RST_SRC_RB)) {\n+ handle_2700_ssp_tsp_on(s, cpuid, reg);\n+ }\n+ }\n+\n+ /*\n+ * If ENABLE bit is newly set and reset state is ready,\n+ * clear HOLD_RB and power on the corresponding CPU.\n+ */\n+ if ((active & AST2700_SSP_TSP_ENABLE) &&\n+ (oldval & AST2700_SSP_TSP_RST_RB) &&\n+ (oldval & AST2700_SSP_TSP_RST_HOLD_RB) &&\n+ !(oldval & AST2700_SSP_TSP_RST_SRC_RB)) {\n+ s->regs[reg] &= ~AST2700_SSP_TSP_RST_HOLD_RB;\n+ handle_2700_ssp_tsp_on(s, cpuid, reg);\n+ }\n+\n+ /* Auto-clear the ENABLE bit (one-shot behavior) */\n+ data &= ~AST2700_SSP_TSP_ENABLE;\n+ s->regs[reg] = (s->regs[reg] & ~0xff) | (data & 0xff);\n+ return;\n+ case AST2700_SCU_SYS_RST_CTRL_1:\n+ if (a->ssp_cpuid < 0) {\n+ return;\n+ }\n+ if (data & AST2700_SCU_SYS_RST_SSP) {\n+ handle_2700_ssp_tsp_off(s, a->ssp_cpuid, AST2700_SCU_SSP_CTRL_0);\n+ }\n+ s->regs[reg] |= data;\n+ return;\n+ case AST2700_SCU_SYS_RST_CLR_1:\n+ if (a->ssp_cpuid < 0) {\n+ return;\n+ }\n+ oldval = s->regs[AST2700_SCU_SYS_RST_CTRL_1];\n+ active = data & oldval;\n+ if (active & AST2700_SCU_SYS_RST_SSP) {\n+ handle_2700_ssp_tsp_on(s, a->ssp_cpuid, AST2700_SCU_SSP_CTRL_0);\n+ }\n+ s->regs[AST2700_SCU_SYS_RST_CTRL_1] &= ~active;\n+ return;\n default:\n qemu_log_mask(LOG_GUEST_ERROR,\n \"%s: Unhandled write at offset 0x%\" HWADDR_PRIx \"\\n\",\n@@ -933,6 +1035,8 @@ static const uint32_t ast2700_a0_resets[ASPEED_AST2700_SCU_NR_REGS] = {\n [AST2700_HW_STRAP1_SEC1] = 0x000000FF,\n [AST2700_HW_STRAP1_SEC2] = 0x00000000,\n [AST2700_HW_STRAP1_SEC3] = 0x1000408F,\n+ [AST2700_SCU_SSP_CTRL_0] = 0x000007FE,\n+ [AST2700_SCU_SYS_RST_CTRL_1] = 0xFFC37FDC,\n [AST2700_SCU_HPLL_PARAM] = 0x0000009f,\n [AST2700_SCU_HPLL_EXT_PARAM] = 0x8000004f,\n [AST2700_SCU_DPLL_PARAM] = 0x0080009f,\n@@ -952,12 +1056,17 @@ static const uint32_t ast2700_a0_resets[ASPEED_AST2700_SCU_NR_REGS] = {\n \n static void aspeed_ast2700_scu_reset(DeviceState *dev)\n {\n+ Aspeed2700SCUState *a = ASPEED_2700_SCU(dev);\n AspeedSCUState *s = ASPEED_SCU(dev);\n AspeedSCUClass *asc = ASPEED_SCU_GET_CLASS(dev);\n \n memcpy(s->regs, asc->resets, asc->nr_regs * 4);\n s->regs[AST2700_SILICON_REV] = s->silicon_rev;\n s->regs[AST2700_HW_STRAP1] = s->hw_strap1;\n+\n+ if (a->ssp_cpuid > 0) {\n+ arm_set_cpu_off(a->ssp_cpuid);\n+ }\n }\n \n static void aspeed_2700_scu_realize(DeviceState *dev, Error **errp)\n", "prefixes": [ "v4", "07/21" ] }