Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2222623/?format=api
{ "id": 2222623, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2222623/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260413073737.986219-8-gaurav.sharma_7@nxp.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.2/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260413073737.986219-8-gaurav.sharma_7@nxp.com>", "list_archive_url": null, "date": "2026-04-13T07:37:29", "name": "[PATCHv5,07/15] hw/arm/fsl-imx8mm: Add PCIe support", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "467703fe96baa0ce96e47ab2e9251175b2ba2eef", "submitter": { "id": 92057, "url": "http://patchwork.ozlabs.org/api/1.2/people/92057/?format=api", "name": "Gaurav Sharma", "email": "gaurav.sharma_7@nxp.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260413073737.986219-8-gaurav.sharma_7@nxp.com/mbox/", "series": [ { "id": 499658, "url": "http://patchwork.ozlabs.org/api/1.2/series/499658/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=499658", "date": "2026-04-13T07:37:27", "name": "Adding comprehensive support for i.MX8MM EVK board", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/499658/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2222623/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2222623/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)", "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fvK7V3gSLz1y2d\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 13 Apr 2026 17:40:06 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wCBrx-0006x5-Rs; Mon, 13 Apr 2026 03:38:05 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <gaurav.sharma_7@nxp.com>)\n id 1wCBrm-0006uq-8A\n for qemu-devel@nongnu.org; Mon, 13 Apr 2026 03:37:55 -0400", "from inva020.nxp.com ([92.121.34.13])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <gaurav.sharma_7@nxp.com>)\n id 1wCBrk-0005bj-7N\n for qemu-devel@nongnu.org; Mon, 13 Apr 2026 03:37:53 -0400", "from inva020.nxp.com (localhost [127.0.0.1])\n by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 07DCE1A1592;\n Mon, 13 Apr 2026 09:37:44 +0200 (CEST)", "from aprdc01srsp001v.ap-rdc01.nxp.com\n (aprdc01srsp001v.ap-rdc01.nxp.com [165.114.16.16])\n by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id C64B31A158E;\n Mon, 13 Apr 2026 09:37:43 +0200 (CEST)", "from lsv031015.swis.in-blr01.nxp.com\n (lsv031015.swis.in-blr01.nxp.com [10.12.177.77])\n by aprdc01srsp001v.ap-rdc01.nxp.com (Postfix) with ESMTP id 3F27918000A4;\n Mon, 13 Apr 2026 15:37:43 +0800 (+08)" ], "From": "Gaurav Sharma <gaurav.sharma_7@nxp.com>", "To": "qemu-devel@nongnu.org", "Cc": "pbonzini@redhat.com, peter.maydell@linaro.org,\n Gaurav Sharma <gaurav.sharma_7@nxp.com>,\n Philippe Mathieu-Daude <philmd@linaro.org>", "Subject": "[PATCHv5 07/15] hw/arm/fsl-imx8mm: Add PCIe support", "Date": "Mon, 13 Apr 2026 13:07:29 +0530", "Message-Id": "<20260413073737.986219-8-gaurav.sharma_7@nxp.com>", "X-Mailer": "git-send-email 2.34.1", "In-Reply-To": "<20260413073737.986219-1-gaurav.sharma_7@nxp.com>", "References": "<20260413073737.986219-1-gaurav.sharma_7@nxp.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-Virus-Scanned": "ClamAV using ClamSMTP", "Received-SPF": "pass client-ip=92.121.34.13;\n envelope-from=gaurav.sharma_7@nxp.com; helo=inva020.nxp.com", "X-Spam_score_int": "-41", "X-Spam_score": "-4.2", "X-Spam_bar": "----", "X-Spam_report": "(-4.2 / 5.0 requ) BAYES_00=-1.9, RCVD_IN_DNSWL_MED=-2.3,\n RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001,\n SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "This enables support for Designware PCI Express Controller emulation\nIt provides a controlled environment to debug the linux pci subsystem\n\nReviewed-by: Philippe Mathieu-Daude <philmd@linaro.org>\nReviewed-by: Peter Maydell <peter.maydell@linaro.org>\nSigned-off-by: Gaurav Sharma <gaurav.sharma_7@nxp.com>\n---\n hw/arm/Kconfig | 3 +++\n hw/arm/fsl-imx8mm.c | 30 ++++++++++++++++++++++++++++++\n include/hw/arm/fsl-imx8mm.h | 10 ++++++++++\n 3 files changed, 43 insertions(+)", "diff": "diff --git a/hw/arm/Kconfig b/hw/arm/Kconfig\nindex e7fe4af968..045649516f 100644\n--- a/hw/arm/Kconfig\n+++ b/hw/arm/Kconfig\n@@ -628,11 +628,14 @@ config FSL_IMX8MP_EVK\n \n config FSL_IMX8MM\n bool\n+ imply PCI_DEVICES\n select ARM_GIC\n select FSL_IMX8MP_ANALOG\n select FSL_IMX8MP_CCM\n select IMX\n select SDHCI\n+ select PCI_EXPRESS_DESIGNWARE\n+ select PCI_EXPRESS_FSL_IMX8M_PHY\n \n config FSL_IMX8MM_EVK\n bool\ndiff --git a/hw/arm/fsl-imx8mm.c b/hw/arm/fsl-imx8mm.c\nindex 17d54a59c9..d516e476de 100644\n--- a/hw/arm/fsl-imx8mm.c\n+++ b/hw/arm/fsl-imx8mm.c\n@@ -184,6 +184,10 @@ static void fsl_imx8mm_init(Object *obj)\n g_autofree char *name = g_strdup_printf(\"usdhc%d\", i + 1);\n object_initialize_child(obj, name, &s->usdhc[i], TYPE_IMX_USDHC);\n }\n+\n+ object_initialize_child(obj, \"pcie\", &s->pcie, TYPE_DESIGNWARE_PCIE_HOST);\n+ object_initialize_child(obj, \"pcie_phy\", &s->pcie_phy,\n+ TYPE_FSL_IMX8M_PCIE_PHY);\n }\n \n static void fsl_imx8mm_realize(DeviceState *dev, Error **errp)\n@@ -388,6 +392,30 @@ static void fsl_imx8mm_realize(DeviceState *dev, Error **errp)\n sysbus_mmio_map(SYS_BUS_DEVICE(&s->snvs), 0,\n fsl_imx8mm_memmap[FSL_IMX8MM_SNVS_HP].addr);\n \n+ /* PCIe */\n+ if (!sysbus_realize(SYS_BUS_DEVICE(&s->pcie), errp)) {\n+ return;\n+ }\n+ sysbus_mmio_map(SYS_BUS_DEVICE(&s->pcie), 0,\n+ fsl_imx8mm_memmap[FSL_IMX8MM_PCIE1].addr);\n+\n+ sysbus_connect_irq(SYS_BUS_DEVICE(&s->pcie), 0,\n+ qdev_get_gpio_in(gicdev, FSL_IMX8MM_PCI_INTA_IRQ));\n+ sysbus_connect_irq(SYS_BUS_DEVICE(&s->pcie), 1,\n+ qdev_get_gpio_in(gicdev, FSL_IMX8MM_PCI_INTB_IRQ));\n+ sysbus_connect_irq(SYS_BUS_DEVICE(&s->pcie), 2,\n+ qdev_get_gpio_in(gicdev, FSL_IMX8MM_PCI_INTC_IRQ));\n+ sysbus_connect_irq(SYS_BUS_DEVICE(&s->pcie), 3,\n+ qdev_get_gpio_in(gicdev, FSL_IMX8MM_PCI_INTD_IRQ));\n+ sysbus_connect_irq(SYS_BUS_DEVICE(&s->pcie), 4,\n+ qdev_get_gpio_in(gicdev, FSL_IMX8MM_PCI_MSI_IRQ));\n+\n+ if (!sysbus_realize(SYS_BUS_DEVICE(&s->pcie_phy), errp)) {\n+ return;\n+ }\n+ sysbus_mmio_map(SYS_BUS_DEVICE(&s->pcie_phy), 0,\n+ fsl_imx8mm_memmap[FSL_IMX8MM_PCIE_PHY1].addr);\n+\n /* Unimplemented devices */\n for (i = 0; i < ARRAY_SIZE(fsl_imx8mm_memmap); i++) {\n switch (i) {\n@@ -395,6 +423,8 @@ static void fsl_imx8mm_realize(DeviceState *dev, Error **errp)\n case FSL_IMX8MM_CCM:\n case FSL_IMX8MM_GIC_DIST:\n case FSL_IMX8MM_GIC_REDIST:\n+ case FSL_IMX8MM_PCIE1:\n+ case FSL_IMX8MM_PCIE_PHY1:\n case FSL_IMX8MM_RAM:\n case FSL_IMX8MM_OCRAM:\n case FSL_IMX8MM_SNVS_HP:\ndiff --git a/include/hw/arm/fsl-imx8mm.h b/include/hw/arm/fsl-imx8mm.h\nindex 93a30a2f55..3181c02574 100644\n--- a/include/hw/arm/fsl-imx8mm.h\n+++ b/include/hw/arm/fsl-imx8mm.h\n@@ -16,6 +16,8 @@\n #include \"hw/misc/imx7_snvs.h\"\n #include \"hw/misc/imx8mp_analog.h\"\n #include \"hw/misc/imx8mp_ccm.h\"\n+#include \"hw/pci-host/designware.h\"\n+#include \"hw/pci-host/fsl_imx8m_phy.h\"\n #include \"hw/sd/sdhci.h\"\n #include \"qom/object.h\"\n #include \"qemu/units.h\"\n@@ -44,6 +46,8 @@ struct FslImx8mmState {\n IMXSerialState uart[FSL_IMX8MM_NUM_UARTS];\n MemoryRegion ocram;\n SDHCIState usdhc[FSL_IMX8MM_NUM_USDHCS];\n+ DesignwarePCIEHost pcie;\n+ FslImx8mPciePhyState pcie_phy;\n };\n \n enum FslImx8mmMemoryRegions {\n@@ -166,6 +170,12 @@ enum FslImx8mmIrqs {\n FSL_IMX8MM_UART2_IRQ = 27,\n FSL_IMX8MM_UART3_IRQ = 28,\n FSL_IMX8MM_UART4_IRQ = 29,\n+\n+ FSL_IMX8MM_PCI_INTA_IRQ = 122,\n+ FSL_IMX8MM_PCI_INTB_IRQ = 123,\n+ FSL_IMX8MM_PCI_INTC_IRQ = 124,\n+ FSL_IMX8MM_PCI_INTD_IRQ = 125,\n+ FSL_IMX8MM_PCI_MSI_IRQ = 127,\n };\n \n #endif /* FSL_IMX8MM_H */\n", "prefixes": [ "PATCHv5", "07/15" ] }