Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.2/patches/2222392/?format=api
{ "id": 2222392, "url": "http://patchwork.ozlabs.org/api/1.2/patches/2222392/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260411-waveshare-dsi-touch-v2-10-75cdbeac5156@oss.qualcomm.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/1.2/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "", "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260411-waveshare-dsi-touch-v2-10-75cdbeac5156@oss.qualcomm.com>", "list_archive_url": null, "date": "2026-04-11T12:10:30", "name": "[v2,10/21] drm/panel: himax-hx8394: support Waveshare DSI panels", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "61802618ca0b7fd55513a930ffa354bd96893419", "submitter": { "id": 90483, "url": "http://patchwork.ozlabs.org/api/1.2/people/90483/?format=api", "name": "Dmitry Baryshkov", "email": "dmitry.baryshkov@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260411-waveshare-dsi-touch-v2-10-75cdbeac5156@oss.qualcomm.com/mbox/", "series": [ { "id": 499552, "url": "http://patchwork.ozlabs.org/api/1.2/series/499552/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=499552", "date": "2026-04-11T12:10:21", "name": "drm/panel: support Waveshare DSI TOUCH kits", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/499552/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2222392/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2222392/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "\n <linux-gpio+bounces-35041-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=MPe2+g8+;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=FceNxR1o;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35041-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"MPe2+g8+\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"FceNxR1o\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.180.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4ftCJQ0Kwxz1y2d\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 11 Apr 2026 22:13:58 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 98AAD30AF715\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 11 Apr 2026 12:11:25 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 19DD035AC0C;\n\tSat, 11 Apr 2026 12:11:16 +0000 (UTC)", "from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id C11B235AC38\n\tfor <linux-gpio@vger.kernel.org>; Sat, 11 Apr 2026 12:11:12 +0000 (UTC)", "from pps.filterd (m0279870.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63B43RcD621313\n\tfor <linux-gpio@vger.kernel.org>; Sat, 11 Apr 2026 12:11:11 GMT", "from mail-qt1-f199.google.com (mail-qt1-f199.google.com\n [209.85.160.199])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dfexfrnbe-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Sat, 11 Apr 2026 12:11:11 +0000 (GMT)", "by mail-qt1-f199.google.com with SMTP id\n d75a77b69052e-50b4987c698so81399321cf.0\n for <linux-gpio@vger.kernel.org>;\n Sat, 11 Apr 2026 05:11:11 -0700 (PDT)", "from umbar.lan\n (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi.\n [2001:14ba:a073:af00:264b:feff:fe8b:be8a])\n by smtp.gmail.com with ESMTPSA id\n 38308e7fff4ca-38e495b4e73sm11906291fa.41.2026.04.11.05.11.07\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Sat, 11 Apr 2026 05:11:07 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1775909475; cv=none;\n b=PRUefANVHrjTT3O/CtjqiD46E89fPM1t0bDdX9+pIaWK8AjgzdrTaIiYgk2fYhQKG+XQb2vu+B/oAZY+iza6jQqqkBK1jaugBPVj6plJUu80NjVHQJPCZUIJbHNLJ84lqQ+kDReOxvl0Q7scUwZ6H+5AEkpjP/NvC6H/3LsgvW8=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1775909475; c=relaxed/simple;\n\tbh=I07ADQdGhA6Qq6Cx74/dBgFSnA/ZPawbvmK6jOC9m5A=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=QirxaeE/30/Xnz2ZRpKc4hi7H84dBP1L/GWmH5mXn1b7TBdr+EG4URcJABoZDKSIeAqmtV3sgf2OvE5My83/KRkU9zJZyLy8cIll9F6L8GKhqPiWQyyRJ5jxQkgVsps+5VuMQZQLTc3ZL/4fKmTYkuMFabdxUu7+pTX3ZDWWGss=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=MPe2+g8+;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=FceNxR1o; arc=none smtp.client-ip=205.220.180.131", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\tOE9S4otYnPCURYdf3I6lpBBdzkvE6LfA12oEggiwvlg=; b=MPe2+g8+t8v7jAJJ\n\ta10Fz2mphFP7aU01O0OXBMLtsKWzRDEhr60GZotclbwXXOftB4l21FfK0zGGZFzT\n\tcuuGm0+sE7dVzax53U/LAxYxF2o2BB1yR3UXkPDDgybCZf1bV4Wx6nxlQrr2yjxc\n\t28ILevAzBcIatHZxK7n9UZFhFuuWZToswR2GqXzDLZs4vE8utflHjXvNymPaEy+a\n\t4g691nAo0ebKb5HBgxcE/28GpldBycM1NlI/9eSdmzuBaBwtYUsOELkNBXSrYsDH\n\tcDXad/FKuo8EBAecThEUpHmiODKY6tNC95I7gprdvem/BVXpS5z1HOhipFRPqhlu\n\trBowGA==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775909470; x=1776514270;\n darn=vger.kernel.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to;\n bh=OE9S4otYnPCURYdf3I6lpBBdzkvE6LfA12oEggiwvlg=;\n b=FceNxR1osTBIRhCBDWK8ahXiZvKUOdeT8IPQb0iNesRXeYnHxFQ432P3I3LYNfwQmJ\n f5BYap83Oe0LlxRS0RMQSkHpRx+M+icZaCMzKR/CZCe7c5/TZ5wKdJP4OTaaCJiJLrsQ\n V68ujV2ede0FnUqOtrhhfiX2ulDVnFMpGqs1e2gqQ+tg8Goz1aE+uNZTDZWBmOD3NUVF\n B0UsQ1SkqV9MBiTvZauZpwFQUKE1cyFIC7RLABOVVi6enMFPJHxsTAgRx0mSUgxaIbHS\n 791hQQwjqeb95nM5EOtFwgF50c7LyqSaLQj5hHSh0BKHoBUTtt0AEhJq1BHMPNB5tiBu\n 1JoQ==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775909470; x=1776514270;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=OE9S4otYnPCURYdf3I6lpBBdzkvE6LfA12oEggiwvlg=;\n b=oydSnvuL8pzO0QI1UXlPk7Pwy+yFkAq4fk4ieF4g5PBgCXf0nSAMQSP/gJ0hYfAFTz\n DkmfqF8tN1vWTqU8KOW1jJMrd+tDohrLRnGfn+/E1+4+1KvN9X/teARYB1v+k6JhpmeT\n N4rBmZP9DEfKFP472Vxzh47HsZAdLi8nJOo41VGAp0twwUC2RJ4Mz+oXmpFmpeRp4VhF\n WNCJusMY+T5LnOyokbMFiwMK3jsq+UFqAr7u9lFC8tTiuvyZNTtYYPjF+EcIUc7VASi3\n H2tpLUs6CWm4Ak53ycv7pNpu+fYmNt8/tr5UG2dyHfIYw6W5hWdTM5MR+WQquMljhxm6\n Nr+w==", "X-Forwarded-Encrypted": "i=1;\n AJvYcCXLapmp5WMtkgbvVeXZ+TwTk7K0O8nhbpRtshhfXPidMOKD0Cn3Bhsyulnxo7vF19hFtk83L2xBOzP/@vger.kernel.org", "X-Gm-Message-State": "AOJu0YxJB0I6V7S07xD9Fvv+VBgnJUct7Rt/NE8xgn6XZcnpmi5GOdgQ\n\ty4tj56UArkW6NmuaMPKt/o1peXnsSAyzyzqY0ql/5soWlTXR0tpm6v2HTra+fCnPHLrr0R8svj7\n\tWMva7MeXKI3sUMAit/d9zeWByknIGVzls9eQe+HGIfTa4wYNXfNpGA1AMX8iSi2Ap", "X-Gm-Gg": "AeBDietQ/lmnXGZlRZkEnNPRO3c+t3vsNj4Q/kLMZ/JAeEHdailXsVxNGTsrPkBZCZc\n\tlYhpdgVTvFChzD38PY6unfFmyIMnu7EFPNK6UenRZFY1DnuIVMdUAG2FuiMfkFaC1o+oQal4zJ2\n\tKSqtpK0CDliVDUyBOOYPDM1Z2WO/OPeun3wtHrNOxdLMT4b/1HuOW3zXvonvCCZr0zwNRoM0zCr\n\t9yRZehgkg+j91bV8IWykADCG4Locl6aWDBjERSBbhbCzylCw7lFoXBLmmIaKc0ZTzR5PYQFYpYv\n\tN/9cRo9faVV7XYsLo9dJIBHFyUkko+JpwAtEJVzVnZj3W6ZBnaw3chjyb0dXtrW/nRA8yvoo7K3\n\tMhHo6qgEiq3+9KLoSHIwLjuljAP6ECbf7YdSV8RB+1Im6b0wBWsaacUxx9pQCooU40c5nt7fHWh\n\tiD92Fzibehoj/PHJkzN0wYBaQlF4JS4Hm+7ho=", "X-Received": [ "by 2002:a05:622a:512:b0:50d:8afe:6424 with SMTP id\n d75a77b69052e-50dd6bcc99fmr84557851cf.26.1775909470328;\n Sat, 11 Apr 2026 05:11:10 -0700 (PDT)", "by 2002:a05:622a:512:b0:50d:8afe:6424 with SMTP id\n d75a77b69052e-50dd6bcc99fmr84557521cf.26.1775909469799;\n Sat, 11 Apr 2026 05:11:09 -0700 (PDT)" ], "From": "Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>", "Date": "Sat, 11 Apr 2026 15:10:30 +0300", "Subject": "[PATCH v2 10/21] drm/panel: himax-hx8394: support Waveshare DSI\n panels", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "Message-Id": "<20260411-waveshare-dsi-touch-v2-10-75cdbeac5156@oss.qualcomm.com>", "References": "<20260411-waveshare-dsi-touch-v2-0-75cdbeac5156@oss.qualcomm.com>", "In-Reply-To": "<20260411-waveshare-dsi-touch-v2-0-75cdbeac5156@oss.qualcomm.com>", "To": "Neil Armstrong <neil.armstrong@linaro.org>,\n Jessica Zhang <jesszhan0024@gmail.com>,\n David Airlie <airlied@gmail.com>, Simona Vetter <simona@ffwll.ch>,\n Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,\n Maxime Ripard <mripard@kernel.org>,\n Thomas Zimmermann <tzimmermann@suse.de>,\n Rob Herring <robh@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>,\n Cong Yang <yangcong5@huaqin.corp-partner.google.com>,\n Ondrej Jirman <megi@xff.cz>,\n Javier Martinez Canillas <javierm@redhat.com>,\n Jagan Teki <jagan@edgeble.ai>, Liam Girdwood <lgirdwood@gmail.com>,\n Mark Brown <broonie@kernel.org>, Linus Walleij <linusw@kernel.org>,\n Bartosz Golaszewski <brgl@kernel.org>", "Cc": "dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org,\n linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org", "X-Mailer": "b4 0.15.1", "X-Developer-Signature": "v=1; a=openpgp-sha256; l=11490;\n i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id;\n bh=I07ADQdGhA6Qq6Cx74/dBgFSnA/ZPawbvmK6jOC9m5A=;\n b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBp2jpGRgkiOpJEsyGxxgIflBnhTVBM4I+XBxHAR\n 77IGUFCGSWJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCado6RgAKCRCLPIo+Aiko\n 1TApCACE00N2xcVg1AOmc2dNa6N0uv5TQjoCs7/gKucEqo2ljoz7bb35QgEpZx83id43YirJhpX\n CGK9s+9mEJtV9KdIsaX412r2Xdvo9YPaioMRoGTOo1ktvb0ygSOLGd8YOazI06bg2uvpxbA1jbI\n 0Xs5NjxayosMfs5OcwqQdzFg2lPbFzh/+L81iTMIz904OIp8IKWS6RTp8h6WNbaO9I+pysT3MEm\n /ruxishbB9/XDReT7fHaClejCt9bd+jiZTfBXbm+sJq9o39382Z7KXixuJZQeGFXHn7cBotfDjV\n 2TuZ2Fcv8ag/lY9Hdk+iyS/shO62GvfqZ8HgwLSmxLdoVIUR", "X-Developer-Key": "i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp;\n fpr=8F88381DD5C873E4AE487DA5199BF1243632046A", "X-Proofpoint-GUID": "T6ypeeKxnWkbdPw3dkMvkxI0OA2-ORIC", "X-Authority-Analysis": "v=2.4 cv=OpZ/DS/t c=1 sm=1 tr=0 ts=69da3a5f cx=c_pps\n a=WeENfcodrlLV9YRTxbY/uA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=VwQbUJbxAAAA:8\n a=20KFwNOVAAAA:8 a=EUspDBNiAAAA:8 a=8LC8iulc4pHAooHhkrkA:9 a=QEXdDO2ut3YA:10\n a=kacYvNCVWA4VmyqE58fU:22", "X-Proofpoint-ORIG-GUID": "T6ypeeKxnWkbdPw3dkMvkxI0OA2-ORIC", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDExMDEwMiBTYWx0ZWRfX4GCBtmJLD1qS\n X2e2vvvT+2vLHf1fyYWRbFdp6aMKWGX2DswSzOAtAwM2hJXfh1djrmj4v9HmRKve+eI9r9+1C45\n 2FTEEBEnPGf9ZIK/oVMoMVpnKMSSqqDcCAEd68hAfMC2FYbn6It+HLwTwsAJ8Ct6zj3iRp+jLZq\n 9iwg6U08d4ItC2gsxNyUt7JYsrhu7Prq07VmqdX9NJ0rsyJtA+gDnU0hUOlUsoMK+2jIG3ICMzW\n lFApDp51rBFFCcnaYl7/i0VFgsQeu6HVIF3X9MD1LKJL5OM4qhe8JpmE/tZkBOKqA9okYwi+acR\n oWEvW09kAPpwj2I5CK6nhYz4OsGAzlakbIcvLOFx8rnnQ+6Q75l6CAol24mtGS1MMIaCYiV7FCM\n ASSijnsn3YN2ZPFad1NF6BJdC1zLpVcWYWy6nWVbccqBWMCdgVQBWKv7DBcd7CTJ5nzMjpkvt3R\n oXWlOpK9smfMhz3ZW6w==", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-11_03,2026-04-09_02,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n impostorscore=0 malwarescore=0 spamscore=0 bulkscore=0 priorityscore=1501\n adultscore=0 lowpriorityscore=0 phishscore=0 clxscore=1015 suspectscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604110102" }, "content": "Enable support for Waveshare 5.0\" and 5.5\" DSI TOUCH-A panels.\n\nReviewed-by: Linus Walleij <linusw@kernel.org>\nReviewed-by: Javier Martinez Canillas <javierm@redhat.com>\nSigned-off-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>\n---\n drivers/gpu/drm/panel/panel-himax-hx8394.c | 244 +++++++++++++++++++++++++++++\n 1 file changed, 244 insertions(+)", "diff": "diff --git a/drivers/gpu/drm/panel/panel-himax-hx8394.c b/drivers/gpu/drm/panel/panel-himax-hx8394.c\nindex 1f23c50b6661..bf80354567df 100644\n--- a/drivers/gpu/drm/panel/panel-himax-hx8394.c\n+++ b/drivers/gpu/drm/panel/panel-himax-hx8394.c\n@@ -44,6 +44,7 @@\n #define HX8394_CMD_SETID\t 0xc3\n #define HX8394_CMD_SETDDB\t 0xc4\n #define HX8394_CMD_UNKNOWN2\t 0xc6\n+#define HX8394_CMD_UNKNOWN6\t 0xc7\n #define HX8394_CMD_SETCABC\t 0xc9\n #define HX8394_CMD_SETCABCGAIN\t 0xca\n #define HX8394_CMD_SETPANEL\t 0xcc\n@@ -618,6 +619,247 @@ static const struct hx8394_panel_desc hl055fhav028c_desc = {\n \t.init_sequence = hl055fhav028c_init_sequence,\n };\n \n+static void waveshare_5_0_inch_a_init_sequence(struct mipi_dsi_multi_context *dsi_ctx)\n+{\n+\t/* 5.19.8 SETEXTC: Set extension command (B9h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETEXTC,\n+\t\t\t\t 0xff, 0x83, 0x94);\n+\n+\t/* 5.19.2 SETPOWER: Set power (B1h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETPOWER,\n+\t\t\t\t 0x48, 0x0a, 0x6a, 0x09, 0x33, 0x54, 0x71, 0x71, 0x2e, 0x45);\n+\n+\t/* 5.19.9 SETMIPI: Set MIPI control (BAh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETMIPI,\n+\t\t\t\t 0x61, 0x03, 0x68, 0x6b, 0xb2, 0xc0);\n+\n+\t/* 5.19.3 SETDISP: Set display related register (B2h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETDISP,\n+\t\t\t\t 0x00, 0x80, 0x64, 0x0c, 0x06, 0x2f);\n+\n+\t/* 5.19.4 SETCYC: Set display waveform cycles (B4h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETCYC,\n+\t\t\t\t 0x1c, 0x78, 0x1c, 0x78, 0x1c, 0x78, 0x01, 0x0c, 0x86, 0x75,\n+\t\t\t\t 0x00, 0x3f, 0x1c, 0x78, 0x1c, 0x78, 0x1c, 0x78, 0x01, 0x0c,\n+\t\t\t\t 0x86);\n+\n+\t/* 5.19.19 SETGIP0: Set GIP Option0 (D3h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETGIP0,\n+\t\t\t\t 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x08, 0x08, 0x32, 0x10,\n+\t\t\t\t 0x05, 0x00, 0x05, 0x32, 0x13, 0xc1, 0x00, 0x01, 0x32, 0x10,\n+\t\t\t\t 0x08, 0x00, 0x00, 0x37, 0x03, 0x07, 0x07, 0x37, 0x05, 0x05,\n+\t\t\t\t 0x37, 0x0c, 0x40);\n+\n+\t/* 5.19.20 Set GIP Option1 (D5h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETGIP1,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18, 0x22, 0x23, 0x20, 0x21, 0x04, 0x05,\n+\t\t\t\t 0x06, 0x07, 0x00, 0x01, 0x02, 0x03, 0x18, 0x18, 0x18, 0x18,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,\n+\t\t\t\t 0x19, 0x19, 0x19, 0x19);\n+\n+\t/* 5.19.21 Set GIP Option2 (D6h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETGIP2,\n+\t\t\t\t 0x18, 0x18, 0x19, 0x19, 0x21, 0x20, 0x23, 0x22, 0x03, 0x02,\n+\t\t\t\t 0x01, 0x00, 0x07, 0x06, 0x05, 0x04, 0x18, 0x18, 0x18, 0x18,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,\n+\t\t\t\t 0x19, 0x19, 0x18, 0x18);\n+\n+\t/* 5.19.25 SETGAMMA: Set gamma curve related setting (E0h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETGAMMA,\n+\t\t\t\t 0x07, 0x08, 0x09, 0x0d, 0x10, 0x14, 0x16, 0x13, 0x24, 0x36,\n+\t\t\t\t 0x48, 0x4a, 0x58, 0x6f, 0x76, 0x80, 0x97, 0xa5, 0xa8, 0xb5,\n+\t\t\t\t 0xc6, 0x62, 0x63, 0x68, 0x6f, 0x72, 0x78, 0x7f, 0x7f, 0x00,\n+\t\t\t\t 0x02, 0x08, 0x0d, 0x0c, 0x0e, 0x0f, 0x10, 0x24, 0x36, 0x48,\n+\t\t\t\t 0x4a, 0x58, 0x6f, 0x78, 0x82, 0x99, 0xa4, 0xa0, 0xb1, 0xc0,\n+\t\t\t\t 0x5e, 0x5e, 0x64, 0x6b, 0x6c, 0x73, 0x7f, 0x7f);\n+\n+\t/* 5.19.17 SETPANEL (CCh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETPANEL,\n+\t\t\t\t 0x0b);\n+\n+\t/* Unknown command, not listed in the HX8394-F datasheet */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_UNKNOWN1,\n+\t\t\t\t 0x1f, 0x73);\n+\n+\t/* 5.19.5 SETVCOM: Set VCOM voltage (B6h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETVCOM,\n+\t\t\t\t 0x6b, 0x6b);\n+\n+\t/* Unknown command, not listed in the HX8394-F datasheet */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_UNKNOWN3,\n+\t\t\t\t 0x02);\n+\n+\t/* 5.19.11 Set register bank (BDh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETREGBANK,\n+\t\t\t\t 0x01);\n+\n+\t/* 5.19.2 SETPOWER: Set power (B1h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETPOWER,\n+\t\t\t\t 0x00);\n+\n+\t/* 5.19.11 Set register bank (BDh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETREGBANK,\n+\t\t\t\t 0x00);\n+\n+\t/* Unknown command, not listed in the HX8394-F datasheet */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_UNKNOWN5,\n+\t\t\t\t 0x40, 0x81, 0x50, 0x00, 0x1a, 0xfc, 0x01);\n+};\n+\n+static const struct drm_display_mode waveshare_5_0_inch_a_mode = {\n+\t.clock = 70000,\n+\t.hdisplay = 720,\n+\t.hsync_start = 720 + 40,\n+\t.hsync_end = 720 + 40 + 20,\n+\t.htotal = 720 + 40 + 20 + 20,\n+\t.vdisplay = 1280,\n+\t.vsync_start = 1280 + 30,\n+\t.vsync_end = 1280 + 30 + 10,\n+\t.vtotal = 1280 + 30 + 10 + 4,\n+\t.width_mm = 62,\n+\t.height_mm = 110,\n+};\n+\n+static const struct hx8394_panel_desc waveshare_5_0_inch_a_desc = {\n+\t.mode = &waveshare_5_0_inch_a_mode,\n+\t.lanes = 2,\n+\t.mode_flags = MIPI_DSI_MODE_VIDEO_HSE | MIPI_DSI_MODE_VIDEO |\n+\t\t MIPI_DSI_MODE_LPM | MIPI_DSI_CLOCK_NON_CONTINUOUS,\n+\t.format = MIPI_DSI_FMT_RGB888,\n+\t.init_sequence = waveshare_5_0_inch_a_init_sequence,\n+};\n+\n+static const struct drm_display_mode waveshare_5_5_inch_a_mode = {\n+\t.clock = 65000,\n+\t.hdisplay = 720,\n+\t.hsync_start = 720 + 50,\n+\t.hsync_end = 720 + 50 + 50,\n+\t.htotal = 720 + 50 + 50 + 10,\n+\t.vdisplay = 1280,\n+\t.vsync_start = 1280 + 15,\n+\t.vsync_end = 1280 + 15 + 12,\n+\t.vtotal = 1280 + 15 + 12 + 4,\n+\t.width_mm = 62,\n+\t.height_mm = 110,\n+};\n+\n+static void waveshare_5_5_inch_a_init_sequence(struct mipi_dsi_multi_context *dsi_ctx)\n+{\n+\t/* 5.19.8 SETEXTC: Set extension command (B9h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETEXTC,\n+\t\t\t\t 0xff, 0x83, 0x94);\n+\n+\t/* 5.19.9 SETMIPI: Set MIPI control (BAh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETMIPI,\n+\t\t\t\t 0x61, 0x03, 0x68, 0x6b, 0xb2, 0xc0);\n+\n+\t/* 5.19.2 SETPOWER: Set power (B1h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETPOWER,\n+\t\t\t\t 0x48, 0x12, 0x72, 0x09, 0x32, 0x54, 0x71, 0x71, 0x57, 0x47);\n+\n+\t/* 5.19.3 SETDISP: Set display related register (B2h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETDISP,\n+\t\t\t\t 0x00, 0x80, 0x64, 0x0c, 0x0d, 0x2f);\n+\n+\t/* 5.19.4 SETCYC: Set display waveform cycles (B4h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETCYC,\n+\t\t\t\t 0x73, 0x74, 0x73, 0x74, 0x73, 0x74, 0x01, 0x0c, 0x86, 0x75,\n+\t\t\t\t 0x00, 0x3f, 0x73, 0x74, 0x73, 0x74, 0x73, 0x74, 0x01, 0x0c,\n+\t\t\t\t 0x86);\n+\n+\t/* 5.19.5 SETVCOM: Set VCOM voltage (B6h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETVCOM,\n+\t\t\t\t 0x86, 0x86);\n+\n+\t/* 5.19.19 SETGIP0: Set GIP Option0 (D3h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETGIP0,\n+\t\t\t\t 0x00, 0x00, 0x07, 0x07, 0x40, 0x07, 0x0c, 0x00, 0x08, 0x10,\n+\t\t\t\t 0x08, 0x00, 0x08, 0x54, 0x15, 0x0a, 0x05, 0x0a, 0x02, 0x15,\n+\t\t\t\t 0x06, 0x05, 0x06, 0x47, 0x44, 0x0a, 0x0a, 0x4b, 0x10, 0x07,\n+\t\t\t\t 0x07, 0x0c, 0x40);\n+\n+\t/* 5.19.20 Set GIP Option1 (D5h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETGIP1,\n+\t\t\t\t 0x1c, 0x1c, 0x1d, 0x1d, 0x00, 0x01, 0x02, 0x03, 0x04, 0x05,\n+\t\t\t\t 0x06, 0x07, 0x08, 0x09, 0x0a, 0x0b, 0x24, 0x25, 0x18, 0x18,\n+\t\t\t\t 0x26, 0x27, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x20, 0x21,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18);\n+\n+\t/* 5.19.21 Set GIP Option2 (D6h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETGIP2,\n+\t\t\t\t 0x1c, 0x1c, 0x1d, 0x1d, 0x07, 0x06, 0x05, 0x04, 0x03, 0x02,\n+\t\t\t\t 0x01, 0x00, 0x0b, 0x0a, 0x09, 0x08, 0x21, 0x20, 0x18, 0x18,\n+\t\t\t\t 0x27, 0x26, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x25, 0x24,\n+\t\t\t\t 0x18, 0x18, 0x18, 0x18);\n+\n+\t/* 5.19.25 SETGAMMA: Set gamma curve related setting (E0h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETGAMMA,\n+\t\t\t\t 0x00, 0x13, 0x21, 0x28, 0x2b, 0x2e, 0x32, 0x2f, 0x61, 0x6e,\n+\t\t\t\t 0x7e, 0x7b, 0x80, 0x8f, 0x91, 0x93, 0x9d, 0x9d, 0x97, 0xa4,\n+\t\t\t\t 0xb1, 0x57, 0x55, 0x58, 0x5d, 0x60, 0x67, 0x74, 0x7f, 0x00,\n+\t\t\t\t 0x13, 0x21, 0x28, 0x2b, 0x2e, 0x32, 0x2f, 0x61, 0x6e, 0x7d,\n+\t\t\t\t 0x7b, 0x7f, 0x8e, 0x90, 0x93, 0x9c, 0x9d, 0x98, 0xa4, 0xb1,\n+\t\t\t\t 0x58, 0x55, 0x59, 0x5e, 0x61, 0x68, 0x76, 0x7f);\n+\n+\t/* Unknown command, not listed in the HX8394-F datasheet */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_UNKNOWN1,\n+\t\t\t\t 0x1f, 0x31);\n+\n+\t/* 5.19.17 SETPANEL (CCh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETPANEL,\n+\t\t\t\t 0x07);\n+\n+\t/* Unknown command, not listed in the HX8394-F datasheet */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_UNKNOWN3,\n+\t\t\t\t 0x02);\n+\n+\t/* 5.19.11 Set register bank (BDh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETREGBANK,\n+\t\t\t\t 0x02);\n+\n+\t/* Unknown command, not listed in the HX8394-F datasheet */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_UNKNOWN4,\n+\t\t\t\t 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,\n+\t\t\t\t 0xff, 0xff);\n+\n+\t/* 5.19.11 Set register bank (BDh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETREGBANK,\n+\t\t\t\t 0x00);\n+\n+\t/* 5.19.11 Set register bank (BDh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETREGBANK,\n+\t\t\t\t 0x01);\n+\n+\t/* 5.19.2 SETPOWER: Set power (B1h) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETPOWER,\n+\t\t\t\t 0x00);\n+\n+\t/* 5.19.11 Set register bank (BDh) */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_SETREGBANK,\n+\t\t\t\t 0x00);\n+\n+\t/* Unknown command, not listed in the HX8394-F datasheet */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_UNKNOWN2,\n+\t\t\t\t 0xed);\n+\n+\t/* Unknown command, not listed in the HX8394-F datasheet */\n+\tmipi_dsi_dcs_write_seq_multi(dsi_ctx, HX8394_CMD_UNKNOWN6,\n+\t\t\t\t 0x00, 0xc0);\n+};\n+\n+static const struct hx8394_panel_desc waveshare_5_5_inch_a_desc = {\n+\t.mode = &waveshare_5_5_inch_a_mode,\n+\t.lanes = 2,\n+\t.mode_flags = MIPI_DSI_MODE_VIDEO_HSE | MIPI_DSI_MODE_VIDEO |\n+\t\t MIPI_DSI_MODE_LPM | MIPI_DSI_CLOCK_NON_CONTINUOUS,\n+\t.format = MIPI_DSI_FMT_RGB888,\n+\t.init_sequence = waveshare_5_5_inch_a_init_sequence,\n+};\n+\n static int hx8394_disable(struct drm_panel *panel)\n {\n \tstruct hx8394 *ctx = panel_to_hx8394(panel);\n@@ -815,6 +1057,8 @@ static const struct of_device_id hx8394_of_match[] = {\n \t{ .compatible = \"huiling,hl055fhav028c\", .data = &hl055fhav028c_desc },\n \t{ .compatible = \"powkiddy,x55-panel\", .data = &powkiddy_x55_desc },\n \t{ .compatible = \"microchip,ac40t08a-mipi-panel\", .data = &mchp_ac40t08a_desc },\n+\t{ .compatible = \"waveshare,5.0-dsi-touch-a\", .data = &waveshare_5_0_inch_a_desc },\n+\t{ .compatible = \"waveshare,5.5-dsi-touch-a\", .data = &waveshare_5_5_inch_a_desc },\n \t{ /* sentinel */ }\n };\n MODULE_DEVICE_TABLE(of, hx8394_of_match);\n", "prefixes": [ "v2", "10/21" ] }