Cover Letter Detail
Show a cover letter.
GET /api/1.2/covers/2228551/?format=api
{ "id": 2228551, "url": "http://patchwork.ozlabs.org/api/1.2/covers/2228551/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/cover/20260427-ultrarisc-pcie-v4-0-98935f6cdfb5@ultrarisc.com/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/1.2/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null, "list_archive_url": "", "list_archive_url_format": "", "commit_url_format": "" }, "msgid": "<20260427-ultrarisc-pcie-v4-0-98935f6cdfb5@ultrarisc.com>", "list_archive_url": null, "date": "2026-04-27T01:32:09", "name": "[v4,0/3] riscv: Add PCIe support for UltraRISC DP1000 SoC", "submitter": { "id": 92886, "url": "http://patchwork.ozlabs.org/api/1.2/people/92886/?format=api", "name": "Jia Wang", "email": "wangjia@ultrarisc.com" }, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/cover/20260427-ultrarisc-pcie-v4-0-98935f6cdfb5@ultrarisc.com/mbox/", "series": [ { "id": 501558, "url": "http://patchwork.ozlabs.org/api/1.2/series/501558/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=501558", "date": "2026-04-27T01:32:09", "name": "riscv: Add PCIe support for UltraRISC DP1000 SoC", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/501558/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/covers/2228551/comments/", "headers": { "Return-Path": "\n <linux-pci+bounces-53178-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=ultrarisc.com header.i=@ultrarisc.com\n header.a=rsa-sha256 header.s=dkim header.b=GuJOMXei;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=104.64.211.4; helo=sin.lore.kernel.org;\n envelope-from=linux-pci+bounces-53178-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (1024-bit key) header.d=ultrarisc.com header.i=@ultrarisc.com\n header.b=\"GuJOMXei\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=218.76.62.146", "smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=ultrarisc.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=ultrarisc.com" ], "Received": [ "from sin.lore.kernel.org (sin.lore.kernel.org [104.64.211.4])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g3mKD5TQ4z1xvV\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 27 Apr 2026 11:32:48 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id 167B73002917\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 27 Apr 2026 01:32:46 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id E34CE26A1AF;\n\tMon, 27 Apr 2026 01:32:44 +0000 (UTC)", "from ultrarisc.com (unknown [218.76.62.146])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id C295325785D;\n\tMon, 27 Apr 2026 01:32:42 +0000 (UTC)", "from [127.0.0.1] (unknown [192.168.100.1])\n\tby localhost.localdomain (Coremail) with SMTP id\n AQAAfwA3cULPvO5ps_0CAA--.1758S2;\n\tMon, 27 Apr 2026 09:33:04 +0800 (CST)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777253564; cv=none;\n b=Ibyeu6Zyue61QWwCstR2nwyZU0WavyBf4fbRn6dg7uh3jNpAWbMXOLuqFcU91a0Mm86S9lTCzPNps072ytePAImAVZ63dMz+A69XCNYD/qtDqlgJ+QsfIYpJKL2DFpkBMCbfHSHwMVS4hMi7OedJzDp4TqfxNjO6S3pTXFT5nkc=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777253564; c=relaxed/simple;\n\tbh=QdzIULHchgm6W2vSCIC/etjrebZnjnmuExvyJn88zMQ=;\n\th=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc;\n b=iPdolcij9KvuM/McLq0fWk6TT+NzAMg0IJofAfz944PDCgTzalzpoJJqgm50wBSz728wo0UYSHdeMfpUTzUA3kxUDb1SAoMoET/CQ6+Sgle1w/mn3yZ0R+w3XKnpoPkCwGZUVbo4BV13EP2APDX9YUBBAxB8StGxBNCS8p7HLcs=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=ultrarisc.com;\n spf=pass smtp.mailfrom=ultrarisc.com;\n dkim=pass (1024-bit key) header.d=ultrarisc.com header.i=@ultrarisc.com\n header.b=GuJOMXei; arc=none smtp.client-ip=218.76.62.146", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=ultrarisc.com; s=dkim; h=Received:From:Subject:Date:Message-Id:\n\tMIME-Version:Content-Type:Content-Transfer-Encoding:To:Cc; bh=W1\n\tOSDnY0uPdVYrdVQOgWw2IW/C6VhYNToYtSoQxsDZU=; b=GuJOMXeig/YxxlXWI7\n\thionvUii6HbJEr/ymsfBKuE+8+Dz7Mf5bT4w1PT+om5Vu06WOBuZMo+qzM4Y1/EZ\n\t3LQYL2CBs+pN+4UX9StqLST3Pc0IrUQCyoL+J9aLMtyVzMw8dXsLyxLJwriOwruR\n\t5s56hNayUBasr0xVAv5QZ2vgY=", "From": "Jia Wang <wangjia@ultrarisc.com>", "Subject": "[PATCH v4 0/3] riscv: Add PCIe support for UltraRISC DP1000 SoC", "Date": "Mon, 27 Apr 2026 09:32:09 +0800", "Message-Id": "<20260427-ultrarisc-pcie-v4-0-98935f6cdfb5@ultrarisc.com>", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "X-B4-Tracking": "v=1; b=H4sIAJm87mkC/23Nyw6CMBQE0F8xXVvTl63Xlf9hXJR6kRoF0gLRE\n P7dgvERcTnJzJmeRAweI9kuehKw89FXZQpquSCusOUJqT+mTAQTmknOaHtpgg0+Olo7j1SBAtg\n YLSUASaM6YO5vE7g/PHNsszO6ZlTGRuFjU4X79NjxsffC9S/eccoo5gKUxiNq2OzehZWrrmQ86\n MSHUMzMCJEIYa2wHKzJM/mPkF8EX88ImQgjc6YRjNBc/xLDMDwAG2m7FUgBAAA=", "X-Change-ID": "20260310-ultrarisc-pcie-494998763399", "To": "Paul Walmsley <pjw@kernel.org>, Palmer Dabbelt <palmer@dabbelt.com>,\n Albert Ou <aou@eecs.berkeley.edu>, Alexandre Ghiti <alex@ghiti.fr>,\n Lorenzo Pieralisi <lpieralisi@kernel.org>, =?utf-8?q?Krzysztof_Wilczy?=\n\t=?utf-8?q?=C5=84ski?= <kwilczynski@kernel.org>,\n Manivannan Sadhasivam <mani@kernel.org>, Rob Herring <robh@kernel.org>,\n Bjorn Helgaas <bhelgaas@google.com>, Jingoo Han <jingoohan1@gmail.com>,\n Xincheng Zhang <zhangxincheng@ultrarisc.com>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>", "Cc": "linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,\n linux-pci@vger.kernel.org, devicetree@vger.kernel.org,\n Jia Wang <wangjia@ultrarisc.com>, Conor Dooley <conor.dooley@microchip.com>,\n Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>", "X-Mailer": "b4 0.15-dev", "X-Developer-Signature": "v=1; a=ed25519-sha256; t=1777253539; l=4082;\n i=wangjia@ultrarisc.com; s=20260309; h=from:subject:message-id;\n bh=QdzIULHchgm6W2vSCIC/etjrebZnjnmuExvyJn88zMQ=;\n b=f8mVz/ZK7J8cviQ6X69XHjNzz8kvK3Aj2eyEdS7h2QGZ6Wmd9oeCDg4FxNE8anUZqsZT3rT+6\n 3qyX6RbIHP0A4YjcUnuv8lkiLuw0TSY95V+NDa1CvI+jsduMtLLL5cT", "X-Developer-Key": "i=wangjia@ultrarisc.com; a=ed25519;\n pk=XvYkrelqJIIzobY7j+nIg8rsfv5kzaOzuc1UPhd087U=", "X-CM-TRANSID": "AQAAfwA3cULPvO5ps_0CAA--.1758S2", "X-Coremail-Antispam": "1UD129KBjvJXoWxWw1fuw4DCF45Zw15XF4UXFb_yoWrXr4Dpa\n\t98WF4fAF97Jr1agF4ft3W8WF1SqF4kArW2qF42gwnFyasxuFyUXr9aga1YvFnrCrn5Xr12\n\tyr4a9r1rGay7ZaDanT9S1TB71UUUUU7qnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU5nxnvy2\n\t9KBjDU0xBIdaVrnUUvcSsGvfC2KfnxnUUI43ZEXa7xR_UUUUUUUUU==", "X-CM-SenderInfo": "pzdqwylld63zxwud2x1vfou0bp/1tbiAQAHEWnq6L8AGAAOsV" }, "content": "This patch series adds PCIe controller support for the UltraRISC DP1000 SoC.\nThe DP1000 is an 8-core 64-bit RISC-V SoC based on UltraRISC CP100 cores,\nsupporting RV64GCBHX ISA with Hardware Virtualization and RISC-V H(v1.0)\nExtension.\n\nThe PCIe controller is based on Synopsys DesignWare PCIe IP.\nThis series adds:\n- Patch 1 adds the basic SoC family Kconfig support for UltraRISC platforms.\n- Patch 2 adds the device tree bindings documentation for the PCIe controller.\n- Patch 3 introduces the PCIe host controller driver.\n\nThe patches have been tested on UltraRISC DP1000 development board with\nvarious PCIe devices including NVMe SSDs and network cards, verifying\nlink establishment, enumeration, and basic data transfer.\n\nSigned-off-by: Jia Wang <wangjia@ultrarisc.com>\n---\nChanges in v4:\n- Patch 3:\n * Drop the wrapper struct and store struct dw_pcie directly as driver data.\n * Drop the unused platform_get_irq() call.\n * Move the extra DBI programming out of .start_link() into the host init\n callback (and skip it when the link is already up), keeping .start_link()\n limited to enabling LTSSM.\n * Replace the hard-coded Completion Timeout value with a named macro.\n * Do not force max_link_speed; keep the hardware default.\n * Drop unused header includes.\n- Link to v3: https://patch.msgid.link/20260415-ultrarisc-pcie-v3-0-73f06e972616@ultrarisc.com\n\nChanges in v3:\n- Fold the MAINTAINERS update into the binding/driver patches and drop\n the standalone MAINTAINERS patch from v2.\n- Patch 1:\n * Trim DP1000-specific ISA/feature details from the help text.\n- Patch 2:\n * Simplify the description formatting and remove the redundant.\n * Drop the max-link-speed property from the binding.\n * Remove the redundant interrupts description line.\n * Clean up the example.\n- Patch 3:\n * Drop unused regmap include.\n * Drop the unused irq_mask[] field.\n * Set pci->max_link_speed = 4 based on the fixed hardware capability.\n- Link to v2: https://patch.msgid.link/20260407-ultrarisc-pcie-v2-0-2aa2a19a7fb3@ultrarisc.com\n\nChanges in v2:\n- Rebased onto v7.0-rc7.\n- Patch 1:\n * Removed unnecessary 'depends' line.\n * Fixed help text indentation.\n- Patch 2:\n * No changes.\n- Patch 3:\n * Updated $ref to use 'snps,dw-pcie.yaml' as the base schema.\n * Add interrupts/interrupt-names (MSI + INTx).\n * Drop properties covered by generic DWC/PCI host bindings;\n update example accordingly.\n * Verified the schema passes 'make dt_binding_check' and 'yamllint'.\n- Patch 4:\n * Update commit message.\n * Kconfig: switch PCIE_ULTRARISC to tristate; simplify help text.\n * Convert suspend/resume to dev_pm_ops and called\n `dw_pcie_suspend_noirq()` / `dw_pcie_resume_noirq()`.\n * Use FIELD_MODIFY(); adjust DWC header macros/comments.\n * Added empty `.pme_turn_off()` callback for DP1000 limitation.\n * Renamed link callback to `start_link`.\n * Switched to `module_platform_driver()`.\n * Formatting cleanups (headers order, spacing, variable naming,\n function names)\n- Link to v1: https://patch.msgid.link/20260316-ultrarisc-pcie-v1-0-ef2946ede698@ultrarisc.com\n\n---\nJia Wang (2):\n riscv: add UltraRISC SoC family Kconfig support\n dt-bindings: PCI: Add UltraRISC DP1000 PCIe controller\n\nXincheng Zhang (1):\n PCI: ultrarisc: Add UltraRISC DP1000 PCIe Root Complex driver\n\n .../bindings/pci/ultrarisc,dp1000-pcie.yaml | 93 +++++++++++\n MAINTAINERS | 8 +\n arch/riscv/Kconfig.socs | 6 +\n drivers/pci/controller/dwc/Kconfig | 12 ++\n drivers/pci/controller/dwc/Makefile | 1 +\n drivers/pci/controller/dwc/pcie-designware.h | 22 +++\n drivers/pci/controller/dwc/pcie-ultrarisc.c | 175 +++++++++++++++++++++\n 7 files changed, 317 insertions(+)\n---\nbase-commit: e774d5f1bc27a85f858bce7688509e866f8e8a4e\nchange-id: 20260310-ultrarisc-pcie-494998763399\n\nBest regards,\n-- \nJia Wang <wangjia@ultrarisc.com>" }