Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2232033/?format=api
{ "id": 2232033, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2232033/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260502101319.2364052-3-inochiama@gmail.com/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/1.1/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null }, "msgid": "<20260502101319.2364052-3-inochiama@gmail.com>", "date": "2026-05-02T10:13:15", "name": "[2/5] PCI: spacemit-k1: Add multiple phy handles support", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "40037bd782fa1a71e5d3c6ffef94ff910ab0c290", "submitter": { "id": 89342, "url": "http://patchwork.ozlabs.org/api/1.1/people/89342/?format=api", "name": "Inochi Amaoto", "email": "inochiama@gmail.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260502101319.2364052-3-inochiama@gmail.com/mbox/", "series": [ { "id": 502524, "url": "http://patchwork.ozlabs.org/api/1.1/series/502524/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=502524", "date": "2026-05-02T10:13:13", "name": "riscv: spacemit: Add PCIe RC controller support for K3", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/502524/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2232033/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2232033/checks/", "tags": {}, "headers": { "Return-Path": "\n <linux-pci+bounces-53620-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=iTWVdTtO;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-pci+bounces-53620-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"iTWVdTtO\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.214.176", "smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com" ], "Received": [ "from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g73fR18Vqz1yJw\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 02 May 2026 20:14:07 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id D49A830046AA\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 2 May 2026 10:14:04 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id E6C3032571D;\n\tSat, 2 May 2026 10:13:51 +0000 (UTC)", "from mail-pl1-f176.google.com (mail-pl1-f176.google.com\n [209.85.214.176])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id D67BA3264FD\n\tfor <linux-pci@vger.kernel.org>; Sat, 2 May 2026 10:13:47 +0000 (UTC)", "by mail-pl1-f176.google.com with SMTP id\n d9443c01a7336-2b9fcf7c91bso2367135ad.0\n for <linux-pci@vger.kernel.org>; Sat, 02 May 2026 03:13:47 -0700 (PDT)", "from localhost ([2001:19f0:8001:1b2d:5400:5ff:fefa:a95d])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b9caaadb1esm48776715ad.20.2026.05.02.03.13.45\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Sat, 02 May 2026 03:13:46 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777716830; cv=none;\n b=pLjy4qiJc6yqb2718a/Sd7FHAFr7XKMASqARemEPqTiyCjkkp1hEFTH685FbSw4gwgKtWzFRQr7opTmrjdrC5lz+2cttM2DubrlHGLzMkTbo1+ddlhpD5BAcg7ZFxcZatwcmeAXjefnzgpnXWVHoCr9hL1vJXw1IZ5x1ZQ+eQuw=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777716830; c=relaxed/simple;\n\tbh=3pw1bdZuuXwrz+VnxjRJOnM0J5m0J5qcFaU9OOGALKg=;\n\th=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version;\n b=UbICuxjHqQv5CjzcZsnoc9OSlVGA0eHcMpiIFHI/6+MqrHIXjzrgaerQxV032eDo9VlM3Clv05S1QQQBwkb0YLRdD03HJyEc6k23HEjGBnzh4jFN3D8wpscZXyE2BT4IjqjKWh/Zn6TBY5JF69YUR6b6T0MJ/5M70qrfMTDhlbk=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com;\n spf=pass smtp.mailfrom=gmail.com;\n dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=iTWVdTtO; arc=none smtp.client-ip=209.85.214.176", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1777716826; x=1778321626;\n darn=vger.kernel.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=KmMzz9kPOMJ2V6hEeqZMS4vdi4snOlkMyKNu1sYiAzY=;\n b=iTWVdTtOX5ZK62LXFvK4n1MwikrAxtRgCiAvF3VfshdeoXq69dmuzZbMWT5Uuq9vw7\n 4OnDMilqRcS+9vFFm+fOLJKlgk8ONlCuj62Qd2aGU2jg7xeazqIvZ5l5t6Z1qXb3kma7\n HylTwmpK1lpxHdYSAxaIHjbMjgN3gn7WobDqQlziA9u86tTkpaCPEpy3/zpZPqcr0Ixr\n hQIDNZs9pFLSpJu5uG1wHS7bVU+1a3g0o3lZrUZ4SVqnlIpH4e39ShWXxTpFzB/wnDvY\n rIxUudTHtAlmQgKoUSOsHAgCBV5qDqjgkY1CiCYLYO1Wz+sWl+iwle5wG7///5OajFDY\n WDkA==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777716826; x=1778321626;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=KmMzz9kPOMJ2V6hEeqZMS4vdi4snOlkMyKNu1sYiAzY=;\n b=L+WUgbFcfq4AX+7o1GxMa1pu6EIUP70wVe8qEZjkDD9U2KAjnNgzk4U1Af8Df5spQN\n dA7KKIZ9D7VJMMeYDVxKcSYXYZZb8SwkCst52fveksShWb7Ls6Xg8w14Q9l4DAsbgy5A\n F/iiYkreFQlLOmhUQet8YaiiA5VYdiBJjyRbkvjnnGpuPeWBBqxghgMUHh/n+Q+0VAOY\n qUEVmvaBNkjgrucDIhTTTxHZLZOlKkWgf5kdxbmfkN4NjpWw+a8gh+TIuGvS0ncxFjN7\n khUn7AGj+3fTgc1VKKPl72PhiW+X+/bRz8OQ+LRSWOWMFg4Fr55a4wf2bV8vdqy3dWGV\n a3lg==", "X-Gm-Message-State": "AOJu0YznQiuTZzH7lHJjm2GclFdXRoFJvtqXXkeTWRLqkKh/RupxlsVs\n\tlxnACakRmQsecnk7uCQAAnkwsuVJsumg3WwDf3hbVnwtrQIZE+HoWwoc", "X-Gm-Gg": "AeBDieuy+XkLCRKmZ/N1uSzkcdyCwEyNogn0yqBRFOwzV6B8vbdqha1P6ZwE0zr4Z04\n\tWBACIfE334mcTI15LQR86rBr/jZQ4u9SOMPzP9EfkW8S3AjI4LKTbtvXeViMncSCVFNEuNfa4P6\n\tp+f9vQoUnG3fAh+yoWTtVKLjFifh6ncPpNYBwnQODyrQEdA2W3SBdUG8CMCr5RkVT+77aTeu/MS\n\try5TLSwKg23vV8tW2P0159rSmT/vvcMNOIUQKaxhojntg7nKiM7bvKam1cKiCPau1YDJNKPD0Va\n\tTHiZu4uj+Uab9Ij6UJ8/ogqruqEBJgrpPTJ1xKdUZ/NXWGGd7ysljdef/TS10YBy1ix3ckklafa\n\tbdsYXYi6ydBcMaX3iDASKf2YHmRZnk3F1Fs7dQD5r3TdS4p8b4RvGUD4Fr6+9fVQmoyQ7XxyG5H\n\tSH7vs26qoQLw8kC/WpDdFjvlDCKTgSyHAuUQ==", "X-Received": "by 2002:a17:903:3d4c:b0:2b7:ade8:2407 with SMTP id\n d9443c01a7336-2b9f25e8353mr15599855ad.19.1777716826438;\n Sat, 02 May 2026 03:13:46 -0700 (PDT)", "From": "Inochi Amaoto <inochiama@gmail.com>", "To": "Jingoo Han <jingoohan1@gmail.com>,\n Manivannan Sadhasivam <mani@kernel.org>, Bjorn Helgaas <bhelgaas@google.com>,\n Lorenzo Pieralisi <lpieralisi@kernel.org>, =?utf-8?q?Krzysztof_Wilczy=C5=84?=\n\t=?utf-8?q?ski?= <kwilczynski@kernel.org>, Rob Herring <robh@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley <conor+dt@kernel.org>,\n Yixun Lan <dlan@kernel.org>, Paul Walmsley <pjw@kernel.org>,\n Palmer Dabbelt <palmer@dabbelt.com>, Albert Ou <aou@eecs.berkeley.edu>,\n Alexandre Ghiti <alex@ghiti.fr>, Inochi Amaoto <inochiama@gmail.com>,\n Alex Elder <elder@riscstar.com>,\n Gustavo Pimentel <gustavo.pimentel@synopsys.com>", "Cc": "linux-pci@vger.kernel.org,\n\tdevicetree@vger.kernel.org,\n\tlinux-kernel@vger.kernel.org,\n\tlinux-riscv@lists.infradead.org,\n\tspacemit@lists.linux.dev,\n\tYixun Lan <dlan@gentoo.org>,\n\tLongbin Li <looong.bin@gmail.com>", "Subject": "[PATCH 2/5] PCI: spacemit-k1: Add multiple phy handles support", "Date": "Sat, 2 May 2026 18:13:15 +0800", "Message-ID": "<20260502101319.2364052-3-inochiama@gmail.com>", "X-Mailer": "git-send-email 2.54.0", "In-Reply-To": "<20260502101319.2364052-1-inochiama@gmail.com>", "References": "<20260502101319.2364052-1-inochiama@gmail.com>", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit" }, "content": "The PCIe controller on Spacemit K3 may use multiple phys at the\nsame time. The feature is not support by the current driver.\nSo extend the phy definition to support multiple phy handles.\n\nSigned-off-by: Inochi Amaoto <inochiama@gmail.com>\n---\n drivers/pci/controller/dwc/pcie-spacemit-k1.c | 16 ++++++++++++----\n 1 file changed, 12 insertions(+), 4 deletions(-)", "diff": "diff --git a/drivers/pci/controller/dwc/pcie-spacemit-k1.c b/drivers/pci/controller/dwc/pcie-spacemit-k1.c\nindex cd3cd038ad2b..f2a722e5edb5 100644\n--- a/drivers/pci/controller/dwc/pcie-spacemit-k1.c\n+++ b/drivers/pci/controller/dwc/pcie-spacemit-k1.c\n@@ -51,7 +51,8 @@\n \n struct k1_pcie {\n \tstruct dw_pcie pci;\n-\tstruct phy *phy;\n+\tstruct phy **phy;\n+\tint phy_count;\n \tvoid __iomem *link;\n \tstruct regmap *pmu;\t/* Errors ignored; MMIO-backed regmap */\n \tu32 pmu_off;\n@@ -172,7 +173,7 @@ static int k1_pcie_init(struct dw_pcie_rp *pp)\n \t */\n \tregmap_set_bits(k1->pmu, reset_ctrl, DEVICE_TYPE_RC | PCIE_AUX_PWR_DET);\n \n-\tret = phy_init(k1->phy);\n+\tret = phy_init(k1->phy[0]);\n \tif (ret) {\n \t\tk1_pcie_disable_resources(k1);\n \n@@ -192,12 +193,14 @@ static void k1_pcie_deinit(struct dw_pcie_rp *pp)\n {\n \tstruct dw_pcie *pci = to_dw_pcie_from_pp(pp);\n \tstruct k1_pcie *k1 = to_k1_pcie(pci);\n+\tint i;\n \n \t/* Assert fundamental reset (drive PERST# low) */\n \tregmap_set_bits(k1->pmu, k1->pmu_off + PCIE_CLK_RESET_CONTROL,\n \t\t\tPCIE_RC_PERST);\n \n-\tphy_exit(k1->phy);\n+\tfor (i = 0; i < k1->phy_count; i++)\n+\t\tphy_exit(k1->phy[i]);\n \n \tk1_pcie_disable_resources(k1);\n }\n@@ -278,7 +281,12 @@ static int k1_pcie_parse_port(struct k1_pcie *k1)\n \tif (IS_ERR(phy))\n \t\treturn PTR_ERR(phy);\n \n-\tk1->phy = phy;\n+\tk1->phy = devm_kmalloc_array(dev, sizeof(*k1->phy), 1, GFP_KERNEL);\n+\tif (IS_ERR(k1->phy))\n+\t\treturn PTR_ERR(k1->phy);\n+\n+\tk1->phy[0] = phy;\n+\tk1->phy_count = 1;\n \n \treturn 0;\n }\n", "prefixes": [ "2/5" ] }