Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2231085/?format=api
{ "id": 2231085, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2231085/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430104434.1482407-3-alex.bennee@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260430104434.1482407-3-alex.bennee@linaro.org>", "date": "2026-04-30T10:44:29", "name": "[v4,2/7] target/arm: redefine event stream fields", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "2d2d112c144c23fd5bcb0db2a2be699772b724af", "submitter": { "id": 39532, "url": "http://patchwork.ozlabs.org/api/1.1/people/39532/?format=api", "name": "Alex Bennée", "email": "alex.bennee@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430104434.1482407-3-alex.bennee@linaro.org/mbox/", "series": [ { "id": 502271, "url": "http://patchwork.ozlabs.org/api/1.1/series/502271/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=502271", "date": "2026-04-30T10:44:31", "name": "target/arm: fully model WFxT instructions for A-profile", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/502271/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2231085/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2231085/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=GkYLoU7R;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5rS86dzrz1yHZ\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 20:46:00 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wIOt8-0008N4-9K; Thu, 30 Apr 2026 06:44:58 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <alex.bennee@linaro.org>)\n id 1wIOsy-0008Gh-90\n for qemu-devel@nongnu.org; Thu, 30 Apr 2026 06:44:49 -0400", "from mail-wm1-x330.google.com ([2a00:1450:4864:20::330])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <alex.bennee@linaro.org>)\n id 1wIOsu-0005KK-70\n for qemu-devel@nongnu.org; Thu, 30 Apr 2026 06:44:47 -0400", "by mail-wm1-x330.google.com with SMTP id\n 5b1f17b1804b1-488d2079582so7547175e9.2\n for <qemu-devel@nongnu.org>; Thu, 30 Apr 2026 03:44:39 -0700 (PDT)", "from draig.lan ([185.124.0.195]) by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-48a7b912869sm40905485e9.6.2026.04.30.03.44.35\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 30 Apr 2026 03:44:35 -0700 (PDT)", "from draig.lan (localhost [IPv6:::1])\n by draig.lan (Postfix) with ESMTP id F21705F932;\n Thu, 30 Apr 2026 11:44:34 +0100 (BST)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777545878; x=1778150678; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=RsPS9jH4wqzZMo8K63vD2xS0qPk68eIqWMM62PQ4Kyc=;\n b=GkYLoU7RzlX2y+q+NIgdbpvcvv1mse7E7j+W+kTbYrygyVEsy52tupqqaQORYxTsK7\n tBL9SvROXHArEZW5wz7ipCfQCCbWQTLHW+Ir14kcyoDVIxSm9ph75bb6MWZFlINCMupo\n jETcsXOpEWQ2MSvYVwZdZmXYqOxh4/Yo0+v/9ve0s13WgmzOALup2vPHQ6D+JPFXCA51\n oWFroQZtSCwtYJqC7ZQ0udybSftv0aHmrnLNxrVM4xg50NETlb6DJxJGSzzciPpOGPNw\n HVJ27uK+ncv7DxHbgZidU4uRGlqwzzOSB49kWJ6+jJBm/C6tvh3fv4RlDQzrqcmzeR1R\n 9QzA==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777545878; x=1778150678;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=RsPS9jH4wqzZMo8K63vD2xS0qPk68eIqWMM62PQ4Kyc=;\n b=GKAsTwovmPhEmGKuvWXk2pD8iCr7BZRRNVzj864Vy3rlyJNd0i+64Qlrsru7yZ0bMe\n Dm6Tqlo57suMTHu5x8Zq/q8P9O6hTdTesHmBdgd1boxjomW59MXZyEjTJDSlq4+UZwZF\n vW6b56vHN3Wz9SwXbr8vEsz5nH0us2Ae9FgH1+vR0t4baCD4TpMJ1qymzJZlV+4cHdPI\n 9BgHO0omdZ1z/oQYSVM/6nWHrmnzdsrSLY34yW+RzJKxUxkjJe0wR6vN966UPc6WJj4l\n DXSH/kKNiHI/5fD8KZf6TZMd8P2plnpBGA0eG1UyNL7k1euavxtkFN0tclqBpQt5KfqN\n 9T7g==", "X-Gm-Message-State": "AOJu0YwZYiuq9189bycak4IY94Q55aVzTyS+3oolK6EjFp55Twyo6iml\n 7qa3Ls/ToNhR/E1s7LxlF/094qwu70q8w45kN3GEOCwK+f9pzxg9wroeKSnc89esUxs=", "X-Gm-Gg": "AeBDiet0R1Bq+lp7epZqgHcPBrI30heIZ8DWdb/BmiZbCEAyQz9lGOzSDCxkAm3/SeL\n XYVP8ikxqL+8pAyImuvAHKHk6bvk3YeiyeBxr2xpbTYRZ+MPDF+R9xDV+ofdHLNreVJ0vHR1X52\n ocfZkVWBLxinasleB/cm2lA3NnsCF1bnQnXBFJA+qEIAlD1Gm1GIpWRIu5dGS57iJXhYJLGDhKn\n ubHf7JcrI17sPzleo19Ts4Mb9xvLfacVt/7nN8NcbjfryCKA28BVTpCh7+Mb0d1dkLfB5AUByUw\n 0WYhfbe4YQqx0hM92gX1jZsOOfiujnotNlegKG8AdubrNVI6vyVarvloW7TpLBvvqln6Ue8JeQK\n QDQe4eY6QrSf7dARC1eqhs9zpzRMhlLbX5WW+kwCEQZhNkvZYg42QESmEHOvjhxrDD0uMuAE9xZ\n NSIo3Jp6poBg7fKTI+CbDnI1DLi7FzVzAJ3A==", "X-Received": "by 2002:a05:600c:45d4:b0:488:90ac:8f71 with SMTP id\n 5b1f17b1804b1-48a83d66cd4mr33804835e9.5.1777545878132;\n Thu, 30 Apr 2026 03:44:38 -0700 (PDT)", "From": "=?utf-8?q?Alex_Benn=C3=A9e?= <alex.bennee@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "Mohamed Mediouni <mohamed@unpredictable.fr>, qemu-arm@nongnu.org,\n Pedro Barbuda <pbarbuda@microsoft.com>,\n Peter Maydell <peter.maydell@linaro.org>,\n Paolo Bonzini <pbonzini@redhat.com>, kvm@vger.kernel.org,\n Alexander Graf <agraf@csgraf.de>,\n =?utf-8?q?Alex_Benn=C3=A9e?= <alex.bennee@linaro.org>,\n Richard Henderson <richard.henderson@linaro.org>", "Subject": "[PATCH v4 2/7] target/arm: redefine event stream fields", "Date": "Thu, 30 Apr 2026 11:44:29 +0100", "Message-ID": "<20260430104434.1482407-3-alex.bennee@linaro.org>", "X-Mailer": "git-send-email 2.47.3", "In-Reply-To": "<20260430104434.1482407-1-alex.bennee@linaro.org>", "References": "<20260430104434.1482407-1-alex.bennee@linaro.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2a00:1450:4864:20::330;\n envelope-from=alex.bennee@linaro.org; helo=mail-wm1-x330.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "The event stream control bits are the same for both CNTHCTL and\nCNTKCTL so rather than duplicating the definitions rename them to be\nuseful in both cases.\n\nWe will need these in a later commit when we start implementing event\nstreams.\n\nReviewed-by: Richard Henderson <richard.henderson@linaro.org>\nSigned-off-by: Alex Bennée <alex.bennee@linaro.org>\n---\n target/arm/internals.h | 11 +++++++----\n target/arm/helper.c | 8 ++++----\n 2 files changed, 11 insertions(+), 8 deletions(-)", "diff": "diff --git a/target/arm/internals.h b/target/arm/internals.h\nindex 4a1ea5465d7..24423a200ff 100644\n--- a/target/arm/internals.h\n+++ b/target/arm/internals.h\n@@ -269,14 +269,17 @@ FIELD(VSTCR, SA, 30, 1)\n * have different bit definitions, and EL1PCTEN might be\n * bit 0 or bit 10. We use _E2H1 and _E2H0 suffixes to\n * disambiguate if necessary.\n+ *\n+ * The event stream bits (EVN*) are in the same position for\n+ * CNTKCTL_EL1/CTNKCTL.\n */\n FIELD(CNTHCTL, EL0PCTEN_E2H1, 0, 1)\n FIELD(CNTHCTL, EL0VCTEN_E2H1, 1, 1)\n FIELD(CNTHCTL, EL1PCTEN_E2H0, 0, 1)\n FIELD(CNTHCTL, EL1PCEN_E2H0, 1, 1)\n-FIELD(CNTHCTL, EVNTEN, 2, 1)\n-FIELD(CNTHCTL, EVNTDIR, 3, 1)\n-FIELD(CNTHCTL, EVNTI, 4, 4)\n+FIELD(CNTxCTL, EVNTEN, 2, 1)\n+FIELD(CNTxCTL, EVNTDIR, 3, 1)\n+FIELD(CNTxCTL, EVNTI, 4, 4)\n FIELD(CNTHCTL, EL0VTEN, 8, 1)\n FIELD(CNTHCTL, EL0PTEN, 9, 1)\n FIELD(CNTHCTL, EL1PCTEN_E2H1, 10, 1)\n@@ -286,7 +289,7 @@ FIELD(CNTHCTL, EL1TVT, 13, 1)\n FIELD(CNTHCTL, EL1TVCT, 14, 1)\n FIELD(CNTHCTL, EL1NVPCT, 15, 1)\n FIELD(CNTHCTL, EL1NVVCT, 16, 1)\n-FIELD(CNTHCTL, EVNTIS, 17, 1)\n+FIELD(CNTxCTL, EVNTIS, 17, 1)\n FIELD(CNTHCTL, CNTVMASK, 18, 1)\n FIELD(CNTHCTL, CNTPMASK, 19, 1)\n \ndiff --git a/target/arm/helper.c b/target/arm/helper.c\nindex 7e7677a584d..dfdb77a9fe2 100644\n--- a/target/arm/helper.c\n+++ b/target/arm/helper.c\n@@ -1746,9 +1746,9 @@ static void gt_cnthctl_write(CPUARMState *env, const ARMCPRegInfo *ri,\n uint32_t valid_mask =\n R_CNTHCTL_EL0PCTEN_E2H1_MASK |\n R_CNTHCTL_EL0VCTEN_E2H1_MASK |\n- R_CNTHCTL_EVNTEN_MASK |\n- R_CNTHCTL_EVNTDIR_MASK |\n- R_CNTHCTL_EVNTI_MASK |\n+ R_CNTxCTL_EVNTEN_MASK |\n+ R_CNTxCTL_EVNTDIR_MASK |\n+ R_CNTxCTL_EVNTI_MASK |\n R_CNTHCTL_EL0VTEN_MASK |\n R_CNTHCTL_EL0PTEN_MASK |\n R_CNTHCTL_EL1PCTEN_E2H1_MASK |\n@@ -1763,7 +1763,7 @@ static void gt_cnthctl_write(CPUARMState *env, const ARMCPRegInfo *ri,\n R_CNTHCTL_EL1TVCT_MASK |\n R_CNTHCTL_EL1NVPCT_MASK |\n R_CNTHCTL_EL1NVVCT_MASK |\n- R_CNTHCTL_EVNTIS_MASK;\n+ R_CNTxCTL_EVNTIS_MASK;\n }\n if (cpu_isar_feature(aa64_ecv, cpu)) {\n valid_mask |= R_CNTHCTL_ECV_MASK;\n", "prefixes": [ "v4", "2/7" ] }