get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/1.1/patches/2230864/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2230864,
    "url": "http://patchwork.ozlabs.org/api/1.1/patches/2230864/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260430-sm6350-lpi-tlmm-v2-4-81d068025b97@fairphone.com/",
    "project": {
        "id": 42,
        "url": "http://patchwork.ozlabs.org/api/1.1/projects/42/?format=api",
        "name": "Linux GPIO development",
        "link_name": "linux-gpio",
        "list_id": "linux-gpio.vger.kernel.org",
        "list_email": "linux-gpio@vger.kernel.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": ""
    },
    "msgid": "<20260430-sm6350-lpi-tlmm-v2-4-81d068025b97@fairphone.com>",
    "date": "2026-04-30T07:10:44",
    "name": "[v2,4/5] arm64: dts: qcom: sm6350: add LPASS LPI pin controller",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "d5e9c3364193ef14ed1d75b9bb35ea243fc84761",
    "submitter": {
        "id": 83060,
        "url": "http://patchwork.ozlabs.org/api/1.1/people/83060/?format=api",
        "name": "Luca Weiss",
        "email": "luca.weiss@fairphone.com"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260430-sm6350-lpi-tlmm-v2-4-81d068025b97@fairphone.com/mbox/",
    "series": [
        {
            "id": 502221,
            "url": "http://patchwork.ozlabs.org/api/1.1/series/502221/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=502221",
            "date": "2026-04-30T07:10:40",
            "name": "Add LPASS LPI pin controller support for SM6350",
            "version": 2,
            "mbox": "http://patchwork.ozlabs.org/series/502221/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2230864/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2230864/checks/",
    "tags": {},
    "headers": {
        "Return-Path": "\n <linux-gpio+bounces-35830-incoming=patchwork.ozlabs.org@vger.kernel.org>",
        "X-Original-To": [
            "incoming@patchwork.ozlabs.org",
            "linux-gpio@vger.kernel.org"
        ],
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=fairphone.com header.i=@fairphone.com\n header.a=rsa-sha256 header.s=fair header.b=4kIU7Are;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.105.105.114; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35830-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)",
            "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com\n header.b=\"4kIU7Are\"",
            "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.128.44",
            "smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=fairphone.com",
            "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=fairphone.com"
        ],
        "Received": [
            "from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5lhx2860z1yHv\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 17:11:45 +1000 (AEST)",
            "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 1CC5C302F7E7\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 07:11:03 +0000 (UTC)",
            "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 45FCE39E6E4;\n\tThu, 30 Apr 2026 07:10:59 +0000 (UTC)",
            "from mail-wm1-f44.google.com (mail-wm1-f44.google.com\n [209.85.128.44])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id D375F39BFF4\n\tfor <linux-gpio@vger.kernel.org>; Thu, 30 Apr 2026 07:10:56 +0000 (UTC)",
            "by mail-wm1-f44.google.com with SMTP id\n 5b1f17b1804b1-488af9fdaa7so2673055e9.1\n        for <linux-gpio@vger.kernel.org>;\n Thu, 30 Apr 2026 00:10:56 -0700 (PDT)",
            "from [192.168.178.36] (046124200255.public.t-mobile.at.\n [46.124.200.255])\n        by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-48a81ed6b89sm46080825e9.1.2026.04.30.00.10.53\n        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n        Thu, 30 Apr 2026 00:10:54 -0700 (PDT)"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777533059; cv=none;\n b=Sht8xAscJMNm+GMDRKBO5IvsJkP792uov0DR9arjpRS0niO5YVs7lrEZJoOoN8mzxsQuqAjI9YqNglXYr0L2xmgJbai6HNHjkPpLWGuXsvtOo5YokP1qwocO+vFUKXvz+N/0pMnnXFt7B+HqVuyY3YBdOWQHYQzfEwML74TVuRQ=",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777533059; c=relaxed/simple;\n\tbh=xA+JyyhoD+6cuOWQwY5YNIB4x5Pz3Kxm/8/MqUktfKk=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=Qp3mOYFsc685wgYrXybB/FNG5TyzdGAsR2IIQoLMVBXj1dsKKgXieozyaAHqTIpZglf9fgmjPV9FLBabCjRIfNxpRXdGhSxpxpfa2WF/X6npo9yywWALz+Z4GbqligyDIuHiAVw7S1R1zArVMt646pxvRdaTYU3b5e8rRNGj9gg=",
        "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=fairphone.com;\n spf=pass smtp.mailfrom=fairphone.com;\n dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com\n header.b=4kIU7Are; arc=none smtp.client-ip=209.85.128.44",
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=fairphone.com; s=fair; t=1777533055; x=1778137855;\n darn=vger.kernel.org;\n        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n         :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n         :reply-to;\n        bh=s/a28fcWAgOrJO1VSx976gpf9GAOotGbvaSHKVCrmZw=;\n        b=4kIU7AreGm6O1JzvvJM63qjYgVePyADXOXeTWwy9RAKOT81adXsQpEy7aVFpczBH+q\n         asEBPpbiLBKksjH9JzfKwP3EQIaB9ZxeN0qvm/sjX87N6kqKUfM3M8Yue6dV/rv4NmHq\n         lyHhhOmvx+6aEBzHl7PYfrYmgBFKrvOfBNvYxcDVN5nucel2+JH7ZvHFPAJMChswACcX\n         a455WdBCZocStJ94f4BiUjxyRygP4c4mw4HwQ++fVFcOXENEj50/tQq4CaB0Z/rsn/Sv\n         xleTKgmA4XQRGdfbG8i1+VcNLOVoOHSqGgVOZJv7pYMoLdfrvizsgPIMDYIkIIIPLbP3\n         uGHQ==",
        "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=1e100.net; s=20251104; t=1777533055; x=1778137855;\n        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n         :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n         :cc:subject:date:message-id:reply-to;\n        bh=s/a28fcWAgOrJO1VSx976gpf9GAOotGbvaSHKVCrmZw=;\n        b=hCPUQoFk5gCjgEESbZz87NgXnOmptFBclgmqDO9BdmzQla/DL22yPeChtlV7HCM41B\n         LcdgXeYt0Xqw1KDM6ipQSblbo8MNPPtVgjI+7SeT6LjZLYbeAP9t/gXJXdCrH+4BRagi\n         R7GIxeIZGIsO8Ooh/XTD4JhHhdDj599VdrwtGuhGiqCNQdBWjQY0V02l7hyOthmXc7ES\n         d5ZkoZWqK28vDJ86B0PjJ9eXszsxQVT9REuQuYQygynQh+9ZLaWfIgnTlQLx5wJ2svrp\n         f7ck7DCVV5ZcukA0Lz4KqcClXeDg2/SU4UKM27tMU4Ymi5XD7Y3e2dPuwZ7EsoEwcY4A\n         VE/w==",
        "X-Forwarded-Encrypted": "i=1;\n AFNElJ8WdX8tN+KHIAgucD5aiJ6zvcKXmC/UrvGdxFf2qeS2JcjB1Hn2+uPQvG8xBaaJZT8CL1xXFLRca2lI@vger.kernel.org",
        "X-Gm-Message-State": "AOJu0YzWhwUJqs7WG8GYpSyM2FX5+8cFfMOpurbHawG1ip+ODDBxFBhk\n\tH2DRlNcSBmoGPTSfTns5Xzo8RhJIvY7kQyGOUd35JFpDqNch++HQa65XCu6vVNxpVgs=",
        "X-Gm-Gg": "AeBDiesaggcD5mzjji/cCFJQolsi/3Aog6sFgJxPWMDuU6TUGuGwO9KTcdjCCVVz+Pa\n\thjxrF/QrjvFSarTO1ojyUC9EiwGg+eighMW9jQU5cfWOkTBtffncRya2inUf1Agris2vCuM8xkI\n\t2z/OkY3YMCTO50dBivNzzCiBDNZrKYDDxb8aTaX8vpk+Da6c7r3U36VPV2NxSZg7n7AZU5F4uEO\n\tTIaBcOerYtisvBe5pDA7U5XwNmLrOlNYdktbBjr1px0xwPFGLdD1D7LWTVYXsnhDKCYQ6qDxngg\n\tHDHd6Ttxn6oftijmqfMCD7dhPTmbLUi+9EBbPFbzoo2/TqDC+QNsPSCCfoRC+HjgydTj/3FiV9c\n\tATJv1AHykWOdgt6eMHnWkhfDT4R4Qpe/P+51XUxbtZGA9r0RFOQ0+xqcyhGk/mQiAWoQ9g+unPR\n\tcoE7mVdCTcvcPpGozppdy6qaCK1tjcbHApsqBNmsnEXWR532z22VkKZW52oflSuNXeSxihT1Cfm\n\tz2n1Als",
        "X-Received": "by 2002:a05:600c:a00e:b0:489:a4:e555 with SMTP id\n 5b1f17b1804b1-48a84471b86mr27140065e9.21.1777533055237;\n        Thu, 30 Apr 2026 00:10:55 -0700 (PDT)",
        "From": "Luca Weiss <luca.weiss@fairphone.com>",
        "Date": "Thu, 30 Apr 2026 09:10:44 +0200",
        "Subject": "[PATCH v2 4/5] arm64: dts: qcom: sm6350: add LPASS LPI pin\n controller",
        "Precedence": "bulk",
        "X-Mailing-List": "linux-gpio@vger.kernel.org",
        "List-Id": "<linux-gpio.vger.kernel.org>",
        "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>",
        "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>",
        "MIME-Version": "1.0",
        "Content-Type": "text/plain; charset=\"utf-8\"",
        "Content-Transfer-Encoding": "7bit",
        "Message-Id": "<20260430-sm6350-lpi-tlmm-v2-4-81d068025b97@fairphone.com>",
        "References": "<20260430-sm6350-lpi-tlmm-v2-0-81d068025b97@fairphone.com>",
        "In-Reply-To": "<20260430-sm6350-lpi-tlmm-v2-0-81d068025b97@fairphone.com>",
        "To": "Bjorn Andersson <andersson@kernel.org>,\n Linus Walleij <linusw@kernel.org>, Rob Herring <robh@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>, Konrad Dybcio <konradybcio@kernel.org>,\n Srinivas Kandagatla <srinivas.kandagatla@oss.qualcomm.com>",
        "Cc": "~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org,\n linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,\n devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,\n Luca Weiss <luca.weiss@fairphone.com>,\n Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>",
        "X-Mailer": "b4 0.15.2",
        "X-Developer-Signature": "v=1; a=ed25519-sha256; t=1777533047; l=2211;\n i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id;\n bh=xA+JyyhoD+6cuOWQwY5YNIB4x5Pz3Kxm/8/MqUktfKk=;\n b=o47mlBib4+72w4KeKq52GDFNeG46iqvF8whC4buxAu3HdKwKgINEBOpYn5vs8NBfDwkL2uj4N\n y8i1wxSd+I7Db+UWVHa8rVux1DtoPMRNGFdI+uCJlPu1z3JWTXLjZzU",
        "X-Developer-Key": "i=luca.weiss@fairphone.com; a=ed25519;\n pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8="
    },
    "content": "Add LPASS LPI pinctrl node required for audio functionality on SM6350.\n\nReviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>\nSigned-off-by: Luca Weiss <luca.weiss@fairphone.com>\n---\n arch/arm64/boot/dts/qcom/sm6350.dtsi | 66 ++++++++++++++++++++++++++++++++++++\n 1 file changed, 66 insertions(+)",
    "diff": "diff --git a/arch/arm64/boot/dts/qcom/sm6350.dtsi b/arch/arm64/boot/dts/qcom/sm6350.dtsi\nindex 034545d2af2d..d6adf68563cb 100644\n--- a/arch/arm64/boot/dts/qcom/sm6350.dtsi\n+++ b/arch/arm64/boot/dts/qcom/sm6350.dtsi\n@@ -1450,6 +1450,72 @@ compute-cb@5 {\n \t\t\t};\n \t\t};\n \n+\t\tlpass_tlmm: pinctrl@33c0000 {\n+\t\t\tcompatible = \"qcom,sm6350-lpass-lpi-pinctrl\";\n+\t\t\treg = <0x0 0x033c0000 0x0 0x20000>,\n+\t\t\t      <0x0 0x03550000 0x0 0x10000>;\n+\t\t\tgpio-controller;\n+\t\t\t#gpio-cells = <2>;\n+\t\t\tgpio-ranges = <&lpass_tlmm 0 0 15>;\n+\n+\t\t\tclocks = <&q6afecc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>,\n+\t\t\t\t <&q6afecc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>;\n+\t\t\tclock-names = \"core\",\n+\t\t\t\t      \"audio\";\n+\n+\t\t\ti2s1_active: i2s1-active-state {\n+\t\t\t\tclk-pins {\n+\t\t\t\t\tpins = \"gpio6\";\n+\t\t\t\t\tfunction = \"i2s1_clk\";\n+\t\t\t\t\tdrive-strength = <8>;\n+\t\t\t\t\tbias-disable;\n+\t\t\t\t\toutput-high;\n+\t\t\t\t};\n+\n+\t\t\t\tws-pins {\n+\t\t\t\t\tpins = \"gpio7\";\n+\t\t\t\t\tfunction = \"i2s1_ws\";\n+\t\t\t\t\tdrive-strength = <8>;\n+\t\t\t\t\tbias-disable;\n+\t\t\t\t\toutput-high;\n+\t\t\t\t};\n+\n+\t\t\t\tdata-pins {\n+\t\t\t\t\tpins = \"gpio8\", \"gpio9\";\n+\t\t\t\t\tfunction = \"i2s1_data\";\n+\t\t\t\t\tdrive-strength = <8>;\n+\t\t\t\t\tbias-disable;\n+\t\t\t\t\toutput-high;\n+\t\t\t\t};\n+\t\t\t};\n+\n+\t\t\ti2s1_sleep: i2s1-sleep-state {\n+\t\t\t\tclk-pins {\n+\t\t\t\t\tpins = \"gpio6\";\n+\t\t\t\t\tfunction = \"i2s1_clk\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-down;\n+\t\t\t\t\tinput-enable;\n+\t\t\t\t};\n+\n+\t\t\t\tws-pins {\n+\t\t\t\t\tpins = \"gpio7\";\n+\t\t\t\t\tfunction = \"i2s1_ws\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-down;\n+\t\t\t\t\tinput-enable;\n+\t\t\t\t};\n+\n+\t\t\t\tdata-pins {\n+\t\t\t\t\tpins = \"gpio8\", \"gpio9\";\n+\t\t\t\t\tfunction = \"i2s1_data\";\n+\t\t\t\t\tdrive-strength = <2>;\n+\t\t\t\t\tbias-pull-down;\n+\t\t\t\t\tinput-enable;\n+\t\t\t\t};\n+\t\t\t};\n+\t\t};\n+\n \t\tgpu: gpu@3d00000 {\n \t\t\tcompatible = \"qcom,adreno-619.0\", \"qcom,adreno\";\n \t\t\treg = <0x0 0x03d00000 0x0 0x40000>,\n",
    "prefixes": [
        "v2",
        "4/5"
    ]
}