Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2230727/?format=api
{ "id": 2230727, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2230727/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-13-richard.henderson@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260430002046.59739-13-richard.henderson@linaro.org>", "date": "2026-04-30T00:20:11", "name": "[v3,12/47] target/arm: Add FPMR_EL to TBFLAGS", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "9336d2ddcc8752f7c21c9f6e2d38502d09828545", "submitter": { "id": 72104, "url": "http://patchwork.ozlabs.org/api/1.1/people/72104/?format=api", "name": "Richard Henderson", "email": "richard.henderson@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-13-richard.henderson@linaro.org/mbox/", "series": [ { "id": 502175, "url": "http://patchwork.ozlabs.org/api/1.1/series/502175/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=502175", "date": "2026-04-30T00:20:06", "name": "target/arm: Implement FEAT_FP8", "version": 3, "mbox": "http://patchwork.ozlabs.org/series/502175/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2230727/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2230727/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=esPxlzjx;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5ZdW1ypBz1yHZ\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 10:23:11 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wIF9y-0006nv-11; Wed, 29 Apr 2026 20:21:42 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wIF9e-0006Ro-JF\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 20:21:25 -0400", "from mail-pf1-x431.google.com ([2607:f8b0:4864:20::431])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wIF9c-0006Hs-Rv\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 20:21:22 -0400", "by mail-pf1-x431.google.com with SMTP id\n d2e1a72fcca58-82f33d28c1dso205785b3a.3\n for <qemu-devel@nongnu.org>; Wed, 29 Apr 2026 17:21:19 -0700 (PDT)", "from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d2e1a72fcca58-834ed5cd3b8sm3461727b3a.16.2026.04.29.17.21.16\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 29 Apr 2026 17:21:18 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777508479; x=1778113279; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=8iu7JU2SThPHsUv1CtXawL6MiBuo03vVN4iwnvdls48=;\n b=esPxlzjxaN1NJGQiObugRchq8Oa3NQuG7b84nAc2QTvp0kBtgOPAx8J1uiTeD7TrFW\n MUozp9EjZ2z/1Y+tOM1jBO91hPE9e/J9feuHQqmsqHpD8gRdPsBHLCABEhMnmDfgsW1y\n /CYUA/8bdbADO0kK7DpjpSdVAuVTPFN1ZtFmo0cbc50e1rhrcmX0eRbBplwkkoyki27T\n DhMG1f4WiNb145+fjdU4oiDMgAAlvXEWCPRjGJCGa23VSwwi3N3hmEHRMV12548VOJLk\n UjG6CTBGWlNoVSIDBIF8vPFMq3Ojps5iWiThNNO4daxeeyseWYZtfbi6b71tPjgX8r/J\n 9OCw==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777508479; x=1778113279;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=8iu7JU2SThPHsUv1CtXawL6MiBuo03vVN4iwnvdls48=;\n b=fEhueR/8WAsFpUvsLpnv/MLEGTez5K3Rxt2Kr1DmnWpe/dQ3oEweXFvmVnHfIaK1fs\n r8SNdY204sWgnUgKGqFpsu9Pq8h0PZHGXu5pMcRfxrqOgTf1G398tTu+gCGMQlcGIkE+\n 5wdB1jiyXsO3Rqx2lvp1az7mDFdXnseEV4q1H2QKY3heP38lCL5bw5ycCj5LDhzpL5i7\n yWsg8+WV4/cchc0W4k0EalGV82jxJHW4se/fmm6xE33Rdpj9rHR4DYDhiXfiGBRxHUd1\n BU3gTZ1DMiJgdNbw+fCU3dUjILQKMIHL3DAlZW0jph/fr9nxGSNsDjQTH6ExWHH3sqgc\n MSng==", "X-Gm-Message-State": "AOJu0YyV04IM/H8j4Cm2YIAoKuOmzgG3O6V9ORydQ4C7lkmTO3nv1DTi\n zAhRNP2UeW96jm0c9QWO1j8HtYitHAhCGJlus/ScNqsw+tdbu8R5oP7yLXkTcyx3/6rciyb/Vcr\n 8sbrYOdc=", "X-Gm-Gg": "AeBDiet+0WnVT5d/MJv4+WpCCA9EOGuXHYDK4I96ayvKZDHnZFBCBXJfXWj8401LL6F\n QqtIe2t09cZwMdUo6MUYL4ujFONf3qKaQEkKAGADgAtC7L+pcotrgN1KeAgH2LTHIcSEMQH8cID\n fEf/2Veh7MIh9vtr1WhPUXsnmY7It2V2aiLEi93pS+jFUvxaVYckqtps63OFczChOX7643nBiqf\n mpGGZIlcEnL5Mo4nmKIiK7Ks5ghx/BrGh3MMksF7nFg2WB5kZEQqGS/xsXkTnYdhVNx39J2P8Xm\n n0PLLrBTgX6UdsVa7TDgFnFJr82NQalzmXziobqHbrP3eLDfJOhnnaVwL2toF8AyrTgTSjwhlQQ\n a6CV05Pfeq97WazVWtNp0S9Nxr+dZp8VfoH/FNguh3nAbir3IxeMD4++rhWY9/FhbgbZmXrOmoT\n 1dKiIZwF1OG07pn3V9YexJrm6E7pIzXRgSI+fa4LID", "X-Received": "by 2002:a05:6a00:301f:b0:827:2ee0:411f with SMTP id\n d2e1a72fcca58-834fdb93775mr810864b3a.4.1777508478509;\n Wed, 29 Apr 2026 17:21:18 -0700 (PDT)", "From": "Richard Henderson <richard.henderson@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "qemu-arm@nongnu.org", "Subject": "[PATCH v3 12/47] target/arm: Add FPMR_EL to TBFLAGS", "Date": "Thu, 30 Apr 2026 10:20:11 +1000", "Message-ID": "<20260430002046.59739-13-richard.henderson@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260430002046.59739-1-richard.henderson@linaro.org>", "References": "<20260430002046.59739-1-richard.henderson@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::431;\n envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x431.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Prepare to perform access checks for direct and\nindirect uses of FPMR.\n\nSigned-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/cpu.h | 1 +\n target/arm/tcg/translate.h | 2 ++\n target/arm/tcg/hflags.c | 41 ++++++++++++++++++++++++++++++++++\n target/arm/tcg/translate-a64.c | 1 +\n 4 files changed, 45 insertions(+)", "diff": "diff --git a/target/arm/cpu.h b/target/arm/cpu.h\nindex 25cae59878..5d051e1d2d 100644\n--- a/target/arm/cpu.h\n+++ b/target/arm/cpu.h\n@@ -2538,6 +2538,7 @@ FIELD(TBFLAG_A64, ZT0EXC_EL, 39, 2)\n FIELD(TBFLAG_A64, GCS_EN, 41, 1)\n FIELD(TBFLAG_A64, GCS_RVCEN, 42, 1)\n FIELD(TBFLAG_A64, GCSSTR_EL, 43, 2)\n+FIELD(TBFLAG_A64, FPMR_EL, 45, 2)\n \n /*\n * Helpers for using the above. Note that only the A64 accessors use\ndiff --git a/target/arm/tcg/translate.h b/target/arm/tcg/translate.h\nindex 77fdc5f3a1..1648c2c96f 100644\n--- a/target/arm/tcg/translate.h\n+++ b/target/arm/tcg/translate.h\n@@ -199,6 +199,8 @@ typedef struct DisasContext {\n uint8_t gm_blocksize;\n /* True if the current insn_start has been updated. */\n bool insn_start_updated;\n+ /* FMPR exception EL or 0 if enabled. */\n+ uint8_t fpmr_el;\n /* Offset from VNCR_EL2 when FEAT_NV2 redirects this reg to memory */\n uint32_t nv2_redirect_offset;\n } DisasContext;\ndiff --git a/target/arm/tcg/hflags.c b/target/arm/tcg/hflags.c\nindex 7e6f8d3647..6759b36f28 100644\n--- a/target/arm/tcg/hflags.c\n+++ b/target/arm/tcg/hflags.c\n@@ -237,6 +237,43 @@ static int zt0_exception_el(CPUARMState *env, int el)\n return 0;\n }\n \n+/*\n+ * Return the exception level to which exceptions should be taken for FPMR.\n+ * C.f. the ARM pseudocode function CheckFPMREnabled.\n+ */\n+static int fpmr_exception_el(CPUARMState *env, int el)\n+{\n+ switch (el) {\n+ case 0:\n+ if (el_is_in_host(env, el)) {\n+ if (!(env->cp15.sctlr_el[2] & SCTLR_EnFPM)) {\n+ return 2;\n+ }\n+ break;\n+ }\n+ if (!(env->cp15.sctlr_el[1] & SCTLR_EnFPM)) {\n+ return 1;\n+ }\n+ /* fall through */\n+ case 1:\n+ if (!(arm_hcrx_el2_eff(env) & HCRX_ENFPM)) {\n+ return 2;\n+ }\n+ break;\n+ case 2:\n+ break;\n+ case 3:\n+ return 0;\n+ default:\n+ g_assert_not_reached();\n+ }\n+ if (arm_feature(env, ARM_FEATURE_EL3)\n+ && !(env->cp15.scr_el3 & SCR_ENFPM)) {\n+ return 3;\n+ }\n+ return 0;\n+}\n+\n static CPUARMTBFlags rebuild_hflags_a64(CPUARMState *env, int el, int fp_el,\n ARMMMUIdx mmu_idx)\n {\n@@ -500,6 +537,10 @@ static CPUARMTBFlags rebuild_hflags_a64(CPUARMState *env, int el, int fp_el,\n }\n }\n \n+ if (cpu_isar_feature(aa64_fpmr, env_archcpu(env))) {\n+ DP_TBFLAG_A64(flags, FPMR_EL, fpmr_exception_el(env, el));\n+ }\n+\n return rebuild_hflags_common(env, fp_el, mmu_idx, flags);\n }\n \ndiff --git a/target/arm/tcg/translate-a64.c b/target/arm/tcg/translate-a64.c\nindex 3c6559964b..b013dd51cb 100644\n--- a/target/arm/tcg/translate-a64.c\n+++ b/target/arm/tcg/translate-a64.c\n@@ -10726,6 +10726,7 @@ static void aarch64_tr_init_disas_context(DisasContextBase *dcbase,\n dc->gcs_en = EX_TBFLAG_A64(tb_flags, GCS_EN);\n dc->gcs_rvcen = EX_TBFLAG_A64(tb_flags, GCS_RVCEN);\n dc->gcsstr_el = EX_TBFLAG_A64(tb_flags, GCSSTR_EL);\n+ dc->fpmr_el = EX_TBFLAG_A64(tb_flags, FPMR_EL);\n dc->vec_len = 0;\n dc->vec_stride = 0;\n dc->cp_regs = arm_cpu->cp_regs;\n", "prefixes": [ "v3", "12/47" ] }