Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2230722/?format=api
{ "id": 2230722, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2230722/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-2-richard.henderson@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260430002046.59739-2-richard.henderson@linaro.org>", "date": "2026-04-30T00:20:00", "name": "[v3,01/47] target/arm: Implement ID_AA64ISAR3", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "f7993da9151e635fc674b63039442f2848834f1b", "submitter": { "id": 72104, "url": "http://patchwork.ozlabs.org/api/1.1/people/72104/?format=api", "name": "Richard Henderson", "email": "richard.henderson@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-2-richard.henderson@linaro.org/mbox/", "series": [ { "id": 502175, "url": "http://patchwork.ozlabs.org/api/1.1/series/502175/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=502175", "date": "2026-04-30T00:20:06", "name": "target/arm: Implement FEAT_FP8", "version": 3, "mbox": "http://patchwork.ozlabs.org/series/502175/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2230722/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2230722/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=FCdK4akv;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5ZcP6sqSz1yHZ\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 10:22:13 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wIF9K-0006IC-6B; Wed, 29 Apr 2026 20:21:02 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wIF9G-0006GQ-JR\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 20:20:59 -0400", "from mail-pg1-x530.google.com ([2607:f8b0:4864:20::530])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wIF9F-00064p-1v\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 20:20:58 -0400", "by mail-pg1-x530.google.com with SMTP id\n 41be03b00d2f7-c79662bbd2eso180541a12.3\n for <qemu-devel@nongnu.org>; Wed, 29 Apr 2026 17:20:56 -0700 (PDT)", "from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d2e1a72fcca58-834ed5cd3b8sm3461727b3a.16.2026.04.29.17.20.52\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 29 Apr 2026 17:20:54 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777508454; x=1778113254; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=0RTwfNj95QqHLZW0aC4WBqaPiLkBNy0HzcOhZ7iUdX0=;\n b=FCdK4akv2qoju3VjqkGQKs+uPvPsX6Cal+i7U/9e3c9XSLHQW6S7O9b3yMJffeRNm1\n xA02O1DS21AnXtk7bRSH4nfN4fSAVq5Hk+ASm5L9nss4wArVq673LrLcwgrz9+3C6v5b\n 835v1HpYjtPPQoONxlJf0phzll2n4tiFO3hcOCG94tAps2bm96khB26J+MbqW+LCMjCa\n cN6N2qhLeGzADulxCwstKyY35PPN1wSL/iiNCX9gFG6MNZE8GlfRc30IabfX0gITUmHf\n BUD/IhXJMIpcaUm/kHdLvF+UERJtjCwWYvFQbPDBTuL8X4ZUgofuQz89NVEjM45mTbhd\n UBNg==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777508454; x=1778113254;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=0RTwfNj95QqHLZW0aC4WBqaPiLkBNy0HzcOhZ7iUdX0=;\n b=SsSZi9ViamNw4VaPLpX2H6hQ0cDZA0u3CECdN7T9M0shEexKr3r1dJ2GWptZ42NvoD\n UvIFXhnjVMwOVfdqAX6X9mxotqN2TKTmpST7KSW4C8iwNEML2xBdD77zulDWDquOKt87\n udVkpi/8ARRauPy5CAvfsq/XxLLem26A/elQAe6ApNwEBFh3bYV60MLCPZiZVAs9TtNq\n anAkviDBWPfQoiObq9Fh60JDJ9HFwf8yFUcR+hKno9f7DGIaJByNJx6YoiEbvmaxeSxU\n YETXp2F6Q+3EOY0KBEgnwh+TKM2zjUcM6Qd4TE1rhT4DOlaZf6RCbtWdbCkVAzrf/EWl\n duSg==", "X-Gm-Message-State": "AOJu0YxmRfKzaSHQ+GbldSakkAacTvLq6Pxh04OBr44O+EgCydg95aIo\n oxLR71WNQc+Z1c7zVXhTbx1bmBe/uMy7ebpT8wh6xTlpg3WyY3s4hit8WHTXjcyg5GZNFRhLSHp\n phfapnIQ=", "X-Gm-Gg": "AeBDietkYGa0QPTF5bbACE9hstHJQUzZg1rfA/1NrJtS9rQ6HA93XVBYAS4XdsnyQF+\n +DGn/PTddHSTMHYqLhTBYq3ufeP2a+jIF6LXotZCGREhhHSA51X9lGIWFeix7XFrSXvmUgq0C7K\n /FO0YHljBonNI1C4o5mIIENuf1DD6WJeZ+ARV6vqSdhA1z9kBrIac5HVzDe9mXI463XikI5v3jF\n EEXyfUysP8NyTaBYPpgOj4U/kq+OiqLmPn4FsoMwlXZUG9UhzfdVKBgh2ijVFjFxq26F1nv1fAK\n PgFAbzmF0c/y9dp8xrier5OQTQtm9kdz0vnyvGfMrGFkah4kTTf1oVXK5kBafNpBxHGHPucsAx4\n xSXVXQcwbqHNGsEcy5dFD8mFchSnI5Qq2QgmY1boyf/rd9gBDPHpyTlIn4AFzedaH+il6ifw3Zv\n q/hIVGxAATe6TRVzBRxDC5yiPtPkpAO1nUde7Pl5d6", "X-Received": "by 2002:a05:6a00:4b4f:b0:82f:193f:807c with SMTP id\n d2e1a72fcca58-834fdb0a867mr880684b3a.2.1777508454460;\n Wed, 29 Apr 2026 17:20:54 -0700 (PDT)", "From": "Richard Henderson <richard.henderson@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "qemu-arm@nongnu.org", "Subject": "[PATCH v3 01/47] target/arm: Implement ID_AA64ISAR3", "Date": "Thu, 30 Apr 2026 10:20:00 +1000", "Message-ID": "<20260430002046.59739-2-richard.henderson@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260430002046.59739-1-richard.henderson@linaro.org>", "References": "<20260430002046.59739-1-richard.henderson@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::530;\n envelope-from=richard.henderson@linaro.org; helo=mail-pg1-x530.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/cpu-features.h | 9 +++++++++\n target/arm/helper.c | 8 ++++++--\n target/arm/cpu-sysregs.h.inc | 1 +\n 3 files changed, 16 insertions(+), 2 deletions(-)", "diff": "diff --git a/target/arm/cpu-features.h b/target/arm/cpu-features.h\nindex 6e5212ff6c..d442bb98eb 100644\n--- a/target/arm/cpu-features.h\n+++ b/target/arm/cpu-features.h\n@@ -244,6 +244,15 @@ FIELD(ID_AA64ISAR2, CSSC, 52, 4)\n FIELD(ID_AA64ISAR2, LUT, 56, 4)\n FIELD(ID_AA64ISAR2, ATS1A, 60, 4)\n \n+FIELD(ID_AA64ISAR3, CPA, 0, 4)\n+FIELD(ID_AA64ISAR3, FAMINMAX, 4, 4)\n+FIELD(ID_AA64ISAR3, TLBIW, 8, 4)\n+FIELD(ID_AA64ISAR3, PACM, 12, 4)\n+FIELD(ID_AA64ISAR3, LSFE, 16, 4)\n+FIELD(ID_AA64ISAR3, OCCMO, 20, 4)\n+FIELD(ID_AA64ISAR3, LSUI, 24, 4)\n+FIELD(ID_AA64ISAR3, FPRCVT, 28, 4)\n+\n FIELD(ID_AA64PFR0, EL0, 0, 4)\n FIELD(ID_AA64PFR0, EL1, 4, 4)\n FIELD(ID_AA64PFR0, EL2, 8, 4)\ndiff --git a/target/arm/helper.c b/target/arm/helper.c\nindex 7e7677a584..66813bb298 100644\n--- a/target/arm/helper.c\n+++ b/target/arm/helper.c\n@@ -6498,11 +6498,11 @@ void register_cp_regs_for_features(ARMCPU *cpu)\n .access = PL1_R, .type = ARM_CP_CONST,\n .accessfn = access_tid3,\n .resetvalue = GET_IDREG(isar, ID_AA64ISAR2)},\n- { .name = \"ID_AA64ISAR3_EL1_RESERVED\", .state = ARM_CP_STATE_AA64,\n+ { .name = \"ID_AA64ISAR3_EL1\", .state = ARM_CP_STATE_AA64,\n .opc0 = 3, .opc1 = 0, .crn = 0, .crm = 6, .opc2 = 3,\n .access = PL1_R, .type = ARM_CP_CONST,\n .accessfn = access_tid3,\n- .resetvalue = 0 },\n+ .resetvalue = GET_IDREG(isar, ID_AA64ISAR3) },\n { .name = \"ID_AA64ISAR4_EL1_RESERVED\", .state = ARM_CP_STATE_AA64,\n .opc0 = 3, .opc1 = 0, .crn = 0, .crm = 6, .opc2 = 4,\n .access = PL1_R, .type = ARM_CP_CONST,\n@@ -6731,6 +6731,10 @@ void register_cp_regs_for_features(ARMCPU *cpu)\n R_ID_AA64ISAR2_BC_MASK |\n R_ID_AA64ISAR2_RPRFM_MASK |\n R_ID_AA64ISAR2_CSSC_MASK },\n+ { .name = \"ID_AA64ISAR3_EL1\",\n+ .exported_bits = R_ID_AA64ISAR3_FAMINMAX_MASK |\n+ R_ID_AA64ISAR3_LSFE_MASK |\n+ R_ID_AA64ISAR3_FPRCVT_MASK },\n { .name = \"ID_AA64ISAR*_EL1_RESERVED\",\n .is_glob = true },\n };\ndiff --git a/target/arm/cpu-sysregs.h.inc b/target/arm/cpu-sysregs.h.inc\nindex 3d1ed40f04..b99579f773 100644\n--- a/target/arm/cpu-sysregs.h.inc\n+++ b/target/arm/cpu-sysregs.h.inc\n@@ -10,6 +10,7 @@ DEF(ID_AA64AFR1_EL1, 3, 0, 0, 5, 5)\n DEF(ID_AA64ISAR0_EL1, 3, 0, 0, 6, 0)\n DEF(ID_AA64ISAR1_EL1, 3, 0, 0, 6, 1)\n DEF(ID_AA64ISAR2_EL1, 3, 0, 0, 6, 2)\n+DEF(ID_AA64ISAR3_EL1, 3, 0, 0, 6, 3)\n DEF(ID_AA64MMFR0_EL1, 3, 0, 0, 7, 0)\n DEF(ID_AA64MMFR1_EL1, 3, 0, 0, 7, 1)\n DEF(ID_AA64MMFR2_EL1, 3, 0, 0, 7, 2)\n", "prefixes": [ "v3", "01/47" ] }