Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2230688/?format=api
{ "id": 2230688, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2230688/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430000524.56046-15-richard.henderson@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260430000524.56046-15-richard.henderson@linaro.org>", "date": "2026-04-30T00:04:57", "name": "[v2,14/40] fpu: Return struct from parts{64,128}_return_nan", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "e82b10d8be0323e8d6843ce2b896b86f8d94e6e1", "submitter": { "id": 72104, "url": "http://patchwork.ozlabs.org/api/1.1/people/72104/?format=api", "name": "Richard Henderson", "email": "richard.henderson@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430000524.56046-15-richard.henderson@linaro.org/mbox/", "series": [ { "id": 502170, "url": "http://patchwork.ozlabs.org/api/1.1/series/502170/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=502170", "date": "2026-04-30T00:04:48", "name": "fpu: Export some internals for targets", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/502170/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2230688/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2230688/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=lsVT37T6;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5ZKY6lD2z1yJr\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 10:09:21 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wIEur-0006hT-9p; Wed, 29 Apr 2026 20:06:05 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wIEup-0006dt-Qn\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 20:06:03 -0400", "from mail-pf1-x42d.google.com ([2607:f8b0:4864:20::42d])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wIEuo-0001mn-2L\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 20:06:03 -0400", "by mail-pf1-x42d.google.com with SMTP id\n d2e1a72fcca58-82f4a53ae20so240947b3a.3\n for <qemu-devel@nongnu.org>; Wed, 29 Apr 2026 17:06:01 -0700 (PDT)", "from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d2e1a72fcca58-834ed7ef7a8sm2928667b3a.47.2026.04.29.17.05.59\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 29 Apr 2026 17:06:00 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777507561; x=1778112361; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=RcYkneR9Skc297NkyUYU49GZmHwypHS79RqQoM9N3gU=;\n b=lsVT37T6IBC4kPJsujXz2ZiSFjyC/8Vdg0O+ULel3A4S8E9Ev9pgHTMoCPHT3hWkaP\n sdcXLqay+mKUQ7iuSXoZXpPXLoAEHlJ8+jeYcvejd6A/EzFvJ/36izO+s9mh2q3MZ0cJ\n YmlK0TsYLypFFxjTwKICF6xLliyc61IJEyuCCAUPuRrw+tYt/HTcY3rUn1c/4nzimfaD\n Za8m9JKNOhicib0kqugyFfwaQ6S6s+krB/kwbZ2/++dUB+0UvYGa/1FKXCEeqO1wrr7n\n qaKskrlMGzvyb5wtPkCuljKG3j6sLze4H7+WUfs2tnAYwe1mHdohh+cQrmjna8wlW8F3\n to/Q==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777507561; x=1778112361;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=RcYkneR9Skc297NkyUYU49GZmHwypHS79RqQoM9N3gU=;\n b=W3MZhdXdAm8qTROFDNieqblFoKt9zCUt42LQzLKBbrPXhQQO7qxBkL8eRMthECDGXz\n HuQMpXgVnIMH8KHDcNh2b6kSkEtDI0jNCtTSFHLWRupgGifR6chIyJYOdGgprH8XGv4f\n oagydnXdbRDSR6uPrUIm0zDUAwZrgXIplcuQ74O0hBMT0v1u4lKhYnUjwqUmeZtQ94EZ\n SE71TJbHqUQ7pZlWNgQRqa9gQzsRH63oh0nXqFqoZAXPNX5Ain2IVfAdzLD7UsEGt6PR\n PLXwwYMwPp25YfoQsCj7/FjU8Mabd7K7ZqcOR3yA/hRmPS4ebJ/JpY9ha2Fi5btj1sQd\n j8Tw==", "X-Gm-Message-State": "AOJu0YwoVdhPhKZz+S6m3O6ytf3YaS0gPFwkQdoCTnxoZXrvrpHbfd/q\n WFH9dl6U2zLj4bGEOZVE+aMSXk7GpZ30Q9YFD+yzIqkxcbhSAsJMAqaGhkjXpdkNZ7VoMAVOK5f\n 4IfE5kMQ=", "X-Gm-Gg": "AeBDievI49gDunFkGdQvxUt8/R6any45M+pDrApHcO3Xuv2dL3Fyi3iX4NxUCFV2vGP\n xvKGiGrXrj92vzO60dyWi6OYz1xLOT4M5hRlSMQtl217fA5YH5vxog3BvPXaioLVz4z+dDRRCd2\n UTl72GTFW0WXWDcoBeFP0O5eH5DsCtzN7zkY5HVgrRS9Nk7gye1IUogFDbjg/LKqBUNlPa5+lRu\n m8FmBfJoj9/8pcFHt1jQARIbRka/IGDIJd2LR1mCUThfx2w88o9FHmvmufPPsXR7AO6b89rIMLN\n XhHl47Kwd/JIZdXEcHFCb9z+JHkQW05XITGK4r8nJeYds60H0SMVV1OrvJ5CZ+xUb92+kWP4Bwl\n IZLMIHRevkrGjHX8jSMR+zww1+Caw6wy2tcPTr0s0rRxrTU/EQ1fpZwfHTbEGe3+Ff7kPR7HCfx\n NsxNbRd0OXF4dGmF/p1imoLoHPwvOQWnwc0BbIUyk6", "X-Received": "by 2002:a05:6a00:2d1a:b0:82f:5571:1a92 with SMTP id\n d2e1a72fcca58-834fdb0e9b3mr802351b3a.7.1777507560727;\n Wed, 29 Apr 2026 17:06:00 -0700 (PDT)", "From": "Richard Henderson <richard.henderson@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "philmd@linaro.org", "Subject": "[PATCH v2 14/40] fpu: Return struct from parts{64,128}_return_nan", "Date": "Thu, 30 Apr 2026 10:04:57 +1000", "Message-ID": "<20260430000524.56046-15-richard.henderson@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260430000524.56046-1-richard.henderson@linaro.org>", "References": "<20260430000524.56046-1-richard.henderson@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::42d;\n envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x42d.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n fpu/softfloat.c | 14 +++++++-------\n fpu/softfloat-parts.c.inc | 15 ++++++++-------\n 2 files changed, 15 insertions(+), 14 deletions(-)", "diff": "diff --git a/fpu/softfloat.c b/fpu/softfloat.c\nindex 9c1e6fdce4..7d67e25c17 100644\n--- a/fpu/softfloat.c\n+++ b/fpu/softfloat.c\n@@ -2378,7 +2378,7 @@ static void parts_float_to_e5m2(FloatParts64 *a, float_status *s, bool saturate)\n switch (a->cls) {\n case float_class_snan:\n case float_class_qnan:\n- parts64_return_nan(a, s);\n+ *a = parts64_return_nan(a, s);\n break;\n \n case float_class_inf:\n@@ -2405,7 +2405,7 @@ static void parts_float_to_e5m2(FloatParts64 *a, float_status *s, bool saturate)\n static void parts64_float_to_float(FloatParts64 *a, float_status *s)\n {\n if (is_nan(a->cls)) {\n- parts64_return_nan(a, s);\n+ *a = parts64_return_nan(a, s);\n }\n if (a->cls == float_class_denormal) {\n float_raise(float_flag_input_denormal_used, s);\n@@ -2415,7 +2415,7 @@ static void parts64_float_to_float(FloatParts64 *a, float_status *s)\n static void parts128_float_to_float(FloatParts128 *a, float_status *s)\n {\n if (is_nan(a->cls)) {\n- parts128_return_nan(a, s);\n+ *a = parts128_return_nan(a, s);\n }\n if (a->cls == float_class_denormal) {\n float_raise(float_flag_input_denormal_used, s);\n@@ -2441,7 +2441,7 @@ static FloatParts64 parts128_to_parts64(FloatParts128 *b, float_status *s)\n case float_class_qnan:\n /* Discard the low bits of the NaN. */\n r.frac = b->frac_hi;\n- parts64_return_nan(&r, s);\n+ r = parts64_return_nan(&r, s);\n break;\n default:\n break;\n@@ -2461,7 +2461,7 @@ static FloatParts128 parts64_to_parts128(FloatParts64 *b, float_status *s)\n switch (r.cls) {\n case float_class_qnan:\n case float_class_snan:\n- parts128_return_nan(&r, s);\n+ r = parts128_return_nan(&r, s);\n break;\n case float_class_denormal:\n float_raise(float_flag_input_denormal_used, s);\n@@ -4458,7 +4458,7 @@ static void parts64_log2(FloatParts64 *a, float_status *s, const FloatFmt *fmt)\n break;\n case float_class_snan:\n case float_class_qnan:\n- parts64_return_nan(a, s);\n+ *a = parts64_return_nan(a, s);\n return;\n case float_class_zero:\n float_raise(float_flag_divbyzero, s);\n@@ -5067,7 +5067,7 @@ float32 float32_exp2(float32 a, float_status *status)\n break;\n case float_class_snan:\n case float_class_qnan:\n- parts64_return_nan(&xp, status);\n+ xp = parts64_return_nan(&xp, status);\n return float32_round_pack_canonical(&xp, status);\n case float_class_inf:\n return xp.sign ? float32_zero : a;\ndiff --git a/fpu/softfloat-parts.c.inc b/fpu/softfloat-parts.c.inc\nindex 4733755f35..ef46dd740c 100644\n--- a/fpu/softfloat-parts.c.inc\n+++ b/fpu/softfloat-parts.c.inc\n@@ -15,25 +15,26 @@\n * indicated otherwise.\n */\n \n-static void partsN(return_nan)(FloatPartsN *a, float_status *s)\n+static FloatPartsN partsN(return_nan)(const FloatPartsN *a, float_status *s)\n {\n switch (a->cls) {\n case float_class_snan:\n float_raise(float_flag_invalid | float_flag_invalid_snan, s);\n if (s->default_nan_mode) {\n- *a = partsN(default_nan)(s);\n+ return partsN(default_nan)(s);\n } else {\n- *a = partsN(silence_nan)(a, s);\n+ return partsN(silence_nan)(a, s);\n }\n break;\n case float_class_qnan:\n if (s->default_nan_mode) {\n- *a = partsN(default_nan)(s);\n+ return partsN(default_nan)(s);\n }\n break;\n default:\n g_assert_not_reached();\n }\n+ return *a;\n }\n \n static FloatPartsN *partsN(pick_nan)(FloatPartsN *a, FloatPartsN *b,\n@@ -941,7 +942,7 @@ static void partsN(sqrt)(FloatPartsN *a, float_status *status,\n break;\n case float_class_snan:\n case float_class_qnan:\n- partsN(return_nan)(a, status);\n+ *a = partsN(return_nan)(a, status);\n return;\n case float_class_zero:\n return;\n@@ -1263,7 +1264,7 @@ static void partsN(round_to_int)(FloatPartsN *a, FloatRoundMode rmode,\n switch (a->cls) {\n case float_class_qnan:\n case float_class_snan:\n- partsN(return_nan)(a, s);\n+ *a = partsN(return_nan)(a, s);\n break;\n case float_class_zero:\n case float_class_inf:\n@@ -1656,7 +1657,7 @@ static void partsN(scalbn)(FloatPartsN *a, int n, float_status *s)\n switch (a->cls) {\n case float_class_snan:\n case float_class_qnan:\n- partsN(return_nan)(a, s);\n+ *a = partsN(return_nan)(a, s);\n break;\n case float_class_zero:\n case float_class_inf:\n", "prefixes": [ "v2", "14/40" ] }