Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2229991/?format=api
{ "id": 2229991, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2229991/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-11-alistair.francis@wdc.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260429044752.4176397-11-alistair.francis@wdc.com>", "date": "2026-04-29T04:47:11", "name": "[PULL,10/51] target/riscv: Factor tiny ldn() helper in gdbstub", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "35194335528aaa4e4205dbcb2b6c9928a2a5e078", "submitter": { "id": 64571, "url": "http://patchwork.ozlabs.org/api/1.1/people/64571/?format=api", "name": "Alistair Francis", "email": "alistair23@gmail.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260429044752.4176397-11-alistair.francis@wdc.com/mbox/", "series": [ { "id": 501983, "url": "http://patchwork.ozlabs.org/api/1.1/series/501983/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501983", "date": "2026-04-29T04:47:05", "name": "[PULL,01/51] hw/riscv/riscv-iommu: Use standard EN_PRI bit for PRI", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/501983/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2229991/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2229991/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=ENeIIFyB;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g54br01M2z1yHX\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 29 Apr 2026 14:49:59 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wHwrF-0001LD-Ka; Wed, 29 Apr 2026 00:49:09 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)\n id 1wHwrE-0001IH-Cc\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 00:49:08 -0400", "from mail-pl1-x62d.google.com ([2607:f8b0:4864:20::62d])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)\n id 1wHwr9-0008LO-3u\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 00:49:08 -0400", "by mail-pl1-x62d.google.com with SMTP id\n d9443c01a7336-2b45cb89f7eso75747825ad.0\n for <qemu-devel@nongnu.org>; Tue, 28 Apr 2026 21:49:02 -0700 (PDT)", "from toolbx.alistair23.me ([2403:581e:fdf9:0:6209:4521:6813:45b7])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b988772ae8sm7756145ad.7.2026.04.28.21.48.57\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 28 Apr 2026 21:49:01 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1777438142; x=1778042942; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=YzCQglAuFo55n1ndLCOchCoUqIiCrL+yg0KWpQOh6n0=;\n b=ENeIIFyB6cSeSKWRd0efUekk9TITZvBb5So5/cNPI2ZXOOT80C+viUbLG6OMp8vKkm\n jFF0L4WbUSH9PLB+pI4kvGyi7izeA2Y7VDoPcy9yzCwqDhEI73NqZ5cRkSHhthOWbp28\n EYvBZW7ZuIUbi4pueOy0FIPKahkemkUdWRlWO44mMhBCHQQ/+sdjv7VWeudJl8IcWiZK\n n0+Ui9HZgh9A30VwLSGy18TCedxaQzWmPFl8yX+xK18ZUJr1nhvhNBL/5fNgUZokzjvl\n InrJlc8GP2g76o2HRJJQF2DCrPOKHZ++zi90naqkuTdCvarh+oK51OyVd8uP2D/LDJbw\n EsFw==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777438142; x=1778042942;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=YzCQglAuFo55n1ndLCOchCoUqIiCrL+yg0KWpQOh6n0=;\n b=CZxP/6U/YL9yrhiBwgyTPYWZoydqWsXjIKJLy915LxjhjTXElCUqPHAN0v3b2T+Fs5\n gX/+UbYBhQFXQRZbt3Q6szo3vE6CQ0IKiquqWDIep1CEOd5YtqQvjx9a8KiHn9x4TiBC\n 6QsUmIm2U4s2Zx2NT9QWEc6t+/hvPXzHuPk/ikkFSf7ivyFMKUUe6ylPokAJNyko9lci\n 99Zw4DaSp2C0qGxGrFhrvzCrV/4IH4AOytScF2BnQcWaiBEz0MwSDoqwMGK6xPYnswyy\n QxdNzKUgx9ltEk0Nf6ZrTuF5KK8dXTkD5z8T/RACJBjcJP+kve7KLqzmO26pn6BJ4c/6\n TJVw==", "X-Forwarded-Encrypted": "i=1;\n AFNElJ+V4rCz3ZFs0qdInuLcpu0zamMxBrZlMljbG4ygddDua+LwfOL9gvx5CI4UAdZXMqcEWJLfriyx0CwQ@nongnu.org", "X-Gm-Message-State": "AOJu0YxxuhdCbJcZqnUxUUqQDj+le2UomdO+DxdgvZZPIgQ9c60uPDti\n QUqhdDorFYMOXiYfNmBZp4g6SN0XbXD4bcZVPIU70lWvN3GVDfSfO3J2", "X-Gm-Gg": "AeBDietn4PdOd8D+yVpPx7cIvENhcl/NCoMStrpDJNXy4EU8824+7lNEmSalJGTzg8o\n uXt7gau0XcUZwBnmGu8YBSywXq4gnQAO+UcRAqrX6sJFYk2qIS8LgiBHW+tWrr6JuRljJQaefi8\n P10RJCC9SYZd6I9xiApKNdwIAjCnjlbuyNk9Y6Twjc+hjyOpXbMhqW3upzVt10pHs+yZNvyYfg3\n UacBzTDLN8FwaGcHMb8fdswwgqN1r5pF5r4LpOYHLPUCHjcB/e2kpRiAJrLwJ6k+K9N+StJ5gAe\n VxQRrg07defIcKVPQKC88ca18FXjfK1aU/dZMS/u8J1h97aqkjG+kreoir2uTRHGK01NfYOh8Yz\n C6yA9Vp08NWCJ9GFcWEAPI1Tlfdyw/i+jjkUta0cko6+7OYJ5IRIjTZaHMzGg6iYN7QAqMjfuJ4\n 1YxoThbwtYfH2b2hOUPNASti8u8YDOYQ/Wsq/TfwjPXJhqi6hVGzMrAihtPKS/UwU=", "X-Received": "by 2002:a17:902:e0c6:b0:2b2:49a7:a5d0 with SMTP id\n d9443c01a7336-2b97c43c7d4mr45808795ad.11.1777438141766;\n Tue, 28 Apr 2026 21:49:01 -0700 (PDT)", "From": "alistair23@gmail.com", "X-Google-Original-From": "alistair.francis@wdc.com", "To": "palmer@dabbelt.com, liwei1518@gmail.com, daniel.barboza@oss.qualcomm.com,\n zhiwei_liu@linux.alibaba.com, chao.liu.zevorn@gmail.com,\n qemu-riscv@nongnu.org, qemu-devel@nongnu.org", "Cc": "alistair23@gmail.com,\n =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>,\n Alistair Francis <alistair.francis@wdc.com>", "Subject": "[PULL 10/51] target/riscv: Factor tiny ldn() helper in gdbstub", "Date": "Wed, 29 Apr 2026 14:47:11 +1000", "Message-ID": "<20260429044752.4176397-11-alistair.francis@wdc.com>", "X-Mailer": "git-send-email 2.53.0", "In-Reply-To": "<20260429044752.4176397-1-alistair.francis@wdc.com>", "References": "<20260429044752.4176397-1-alistair.francis@wdc.com>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::62d;\n envelope-from=alistair23@gmail.com; helo=mail-pl1-x62d.google.com", "X-Spam_score_int": "-17", "X-Spam_score": "-1.8", "X-Spam_bar": "-", "X-Spam_report": "(-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "From: Philippe Mathieu-Daudé <philmd@linaro.org>\n\nIn preparation of having this helper handle CPU runtime\nendianness changes, factor the ldn() helper out.\n\nSigned-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>\nReviewed-by: Alistair Francis <alistair.francis@wdc.com>\nMessage-ID: <20260318103122.97244-8-philmd@linaro.org>\nSigned-off-by: Alistair Francis <alistair.francis@wdc.com>\n---\n target/riscv/gdbstub.c | 22 +++++++++++++---------\n 1 file changed, 13 insertions(+), 9 deletions(-)", "diff": "diff --git a/target/riscv/gdbstub.c b/target/riscv/gdbstub.c\nindex 6a5b7a82fd..be42566bcc 100644\n--- a/target/riscv/gdbstub.c\n+++ b/target/riscv/gdbstub.c\n@@ -47,6 +47,11 @@ static const struct TypeSize vec_lanes[] = {\n { \"uint8\", \"bytes\", 8, 'b' },\n };\n \n+static uint64_t ldn(CPURISCVState *env, uint8_t *mem_buf, size_t regsz)\n+{\n+ return ldn_p(mem_buf, regsz);\n+}\n+\n int riscv_cpu_gdb_read_register(CPUState *cs, GByteArray *mem_buf, int n)\n {\n RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cs);\n@@ -84,15 +89,15 @@ int riscv_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)\n \n switch (mcc->def->misa_mxl_max) {\n case MXL_RV32:\n- tmp = (int32_t)ldl_p(mem_buf);\n+ tmp = (int32_t)ldn(env, mem_buf, 4);\n length = 4;\n break;\n case MXL_RV64:\n case MXL_RV128:\n if (env->xl < MXL_RV64) {\n- tmp = (int32_t)ldq_p(mem_buf);\n+ tmp = (int32_t)ldn(env, mem_buf, 8);\n } else {\n- tmp = ldq_p(mem_buf);\n+ tmp = ldn(env, mem_buf, 8);\n }\n length = 8;\n break;\n@@ -130,7 +135,7 @@ static int riscv_gdb_set_fpu(CPUState *cs, uint8_t *mem_buf, int n)\n CPURISCVState *env = &cpu->env;\n \n if (n < 32) {\n- env->fpr[n] = ldq_p(mem_buf); /* always 64-bit */\n+ env->fpr[n] = ldn(env, mem_buf, 8); /* always 64-bit */\n return sizeof(uint64_t);\n }\n return 0;\n@@ -162,7 +167,7 @@ static int riscv_gdb_set_vector(CPUState *cs, uint8_t *mem_buf, int n)\n if (n < 32) {\n int i;\n for (i = 0; i < vlenb; i += 8) {\n- env->vreg[(n * vlenb + i) / 8] = ldq_p(mem_buf + i);\n+ env->vreg[(n * vlenb + i) / 8] = ldn(env, mem_buf + i, 8);\n }\n return vlenb;\n }\n@@ -194,7 +199,7 @@ static int riscv_gdb_set_csr(CPUState *cs, uint8_t *mem_buf, int n)\n const unsigned regsz = riscv_cpu_is_32bit(cpu) ? 4 : 8;\n \n if (n < CSR_TABLE_SIZE) {\n- uint64_t val = ldn_p(mem_buf, regsz);\n+ uint64_t val = ldn(env, mem_buf, regsz);\n int result;\n \n result = riscv_csrrw_debug(env, n, NULL, val, -1);\n@@ -230,8 +235,7 @@ static int riscv_gdb_set_virtual(CPUState *cs, uint8_t *mem_buf, int n)\n const unsigned regsz = riscv_cpu_is_32bit(cpu) ? 4 : 8;\n #ifndef CONFIG_USER_ONLY\n CPURISCVState *env = &cpu->env;\n-\n- target_ulong new_priv = ldn_p(mem_buf, regsz) & 0x3;\n+ uint64_t new_priv = ldn(env, mem_buf, regsz) & 0x3;\n bool new_virt = 0;\n \n if (new_priv == PRV_RESERVED) {\n@@ -239,7 +243,7 @@ static int riscv_gdb_set_virtual(CPUState *cs, uint8_t *mem_buf, int n)\n }\n \n if (new_priv != PRV_M) {\n- new_virt = (ldn_p(mem_buf, regsz) & BIT(2)) >> 2;\n+ new_virt = (ldn(env, mem_buf, regsz) & BIT(2)) >> 2;\n }\n \n if (riscv_has_ext(env, RVH) && new_virt != env->virt_enabled) {\n", "prefixes": [ "PULL", "10/51" ] }