Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2229586/?format=api
{ "id": 2229586, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2229586/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260428-nord-tlmm-v3-1-f16f08d084cc@oss.qualcomm.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/1.1/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260428-nord-tlmm-v3-1-f16f08d084cc@oss.qualcomm.com>", "date": "2026-04-28T13:48:10", "name": "[v3,1/2] dt-bindings: pinctrl: describe the Qualcomm nord-tlmm", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "bd387aa78a630ad40fee9a6871271be213c45823", "submitter": { "id": 92196, "url": "http://patchwork.ozlabs.org/api/1.1/people/92196/?format=api", "name": "Bartosz Golaszewski", "email": "bartosz.golaszewski@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260428-nord-tlmm-v3-1-f16f08d084cc@oss.qualcomm.com/mbox/", "series": [ { "id": 501859, "url": "http://patchwork.ozlabs.org/api/1.1/series/501859/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=501859", "date": "2026-04-28T13:48:09", "name": "pinctrl: qcom: add support for the TLMM controller on Nord platforms", "version": 3, "mbox": "http://patchwork.ozlabs.org/series/501859/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2229586/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2229586/checks/", "tags": {}, "headers": { "Return-Path": "\n <linux-gpio+bounces-35705-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=j2m8hiP+;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=dafZ0s3d;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c09:e001:a7::12fc:5321; helo=sto.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35705-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"j2m8hiP+\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"dafZ0s3d\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.168.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com" ], "Received": [ "from sto.lore.kernel.org (sto.lore.kernel.org\n [IPv6:2600:3c09:e001:a7::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g4hlb1WrDz1yHv\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 28 Apr 2026 23:55:23 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id A77063043306\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 28 Apr 2026 13:48:34 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 693094219E9;\n\tTue, 28 Apr 2026 13:48:27 +0000 (UTC)", "from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com\n [205.220.168.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id AB97E402BBC\n\tfor <linux-gpio@vger.kernel.org>; Tue, 28 Apr 2026 13:48:25 +0000 (UTC)", "from pps.filterd (m0279862.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63S9rGLP2112409\n\tfor <linux-gpio@vger.kernel.org>; Tue, 28 Apr 2026 13:48:25 GMT", "from mail-qt1-f198.google.com (mail-qt1-f198.google.com\n [209.85.160.198])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dtdmbku35-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Tue, 28 Apr 2026 13:48:24 +0000 (GMT)", "by mail-qt1-f198.google.com with SMTP id\n d75a77b69052e-50e2592ea3bso122155101cf.2\n for <linux-gpio@vger.kernel.org>;\n Tue, 28 Apr 2026 06:48:24 -0700 (PDT)", "from brgl-qcom.local ([2a01:cb1d:dc:7e00:9092:2841:2b44:da7b])\n by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-4463d02f2a2sm6716518f8f.10.2026.04.28.06.48.21\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 28 Apr 2026 06:48:22 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777384107; cv=none;\n b=G8OQcTU2uqOd9v/ErhS2YUl+mkus4fZNUvt7Wzt/U/4yIpN/CHxceTL55NmGRt3OvLSHF+uu7/g0LIVkzKa+RjgVkxuoYAHM+ioHhMs1JgpZnvDE+wo/xhKQ09GK4yuDhNAOkIjvmAqCdLLhg5+ntNe3rLDWfea77VSUIb9sbh4=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777384107; c=relaxed/simple;\n\tbh=Unp2Oiz/cs66vdAtRJtz9eeHDu3hXq//N9q9v4DFcFc=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=Z+yoiAQedgsXpcF+n44B1gufd20G+lwdvjJWPlJuemAQvB1fcOKqTK6pjb6D/rLN8xXA7kaFS03CM5GH68Nc2vsf9Af6gm166HqKiBRvL5V2+ssU6vBmtiV/wwdB/F9FQDp5S7D5HRc6TuChvnvTEsTEJT8paY2q+B+qLKG3o1g=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=j2m8hiP+;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=dafZ0s3d; arc=none smtp.client-ip=205.220.168.131", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\t6NLQj79Nh0vs9oijjdmLQJTZC6QHSqvF8XUATBuf3t8=; b=j2m8hiP+SC0WkJ66\n\tv/LMuGwxyZoB1kS3zv9A1b0tqESOUeXnK94hEgLn8HC7P01ktLal45lO8wezP64n\n\tS/ZmV9JtqlH+khQk68Thw2CXSrCdH2KE84OqMGFZQXojilXTTPYPVUOrFHC7FT15\n\tWWN3sJqaYGsbcMz0yrEG67kRqIDZc/im/IdKkmXnCB8YYIkvfFHp5AE0r2NCdzu5\n\tQa5lfdXRM2kDcnwgMLxXCjSa/XkZ4SEn/b/7A0sK/98RhNk6fSfEyaesmGHoypV8\n\tfbAku8TdIX3EQ4UJDw4W9FzzKROSK+VwP87YNEsD6F9g0IS5lktzXo+xhGsiNmAb\n\tD9vd4A==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1777384104; x=1777988904;\n darn=vger.kernel.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to;\n bh=6NLQj79Nh0vs9oijjdmLQJTZC6QHSqvF8XUATBuf3t8=;\n b=dafZ0s3df6aYkhPT03wh4N5o6NoXprLImO2BTegmlhbiLz7L5JkofsDq+Qgl1iFaQ6\n JhmxhzvVFjg1A/Fg4pZ9M4GLFNmBiRl1vGioRCsxULgZesh0pjyapY7y+9oPYEvXfj0h\n Kum/QmerzQFhZGd2sRX9CE9DZkHWYWDfMHxCo+TFWS3v3cZMT8eDRbpnZKYtk2L+LAJb\n V5gE/ebUsS+s7pE3IC0dn47KkcSDfcJRm72zz9LafqC2QRrckdcf16uQ9UYKAsMpg1Q+\n Ht47uO8xgAkfmhf6gjEMwM/UahNeDmlCOJ+AuJxjpKB+CqaC/3hpKAhSMAuXcVHBD9Ou\n iiLA==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777384104; x=1777988904;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=6NLQj79Nh0vs9oijjdmLQJTZC6QHSqvF8XUATBuf3t8=;\n b=lLMvpUWRJ64oJvfHZjk7PFiStoN2cg285rhZSLFIYl3lWioV+6FvevzvzW/joAC0T7\n kslGq4eZA2whl/sJ93Qr/weEMTXYcNGXW0iWx/3vacYsJGbHSHy/TsNs/OLyLYppnC4j\n jb4HklWcJe8L+nGFDNeC02Tme4y9lkKULDJqwsU7zuo7E3SxL1LslZqW5gx8T1K1pvB1\n rMQRG0BO7kPkGXmfe+M+0hnRp7TD2Hlem/n/jU9QUEzS6XpwnG/JriAVFvGkOuZhsvSt\n GDh0Q6aOl3gKUw8gBRX64IL/ETr8dmj0P+JZ7SxrA0JlJowJNlAdMn4PifbZ0EAS1/Nu\n Vsvw==", "X-Forwarded-Encrypted": "i=1;\n AFNElJ8RIZQ2+kNkvoP5/KtGRw3J/IcFEhtBfL7FdctILth+qOYWWm1xgyWPixaOhP3oFeTCKfz2AyoHmqi5@vger.kernel.org", "X-Gm-Message-State": "AOJu0YwRrjTIg48GqmeCxfZWTrLr1KIAmGc3Ae+rIQddzt2M6Ncl2cMH\n\t6T93AjtPKgawq0GUWBv0V8JbREm41A3DMtttfklC+8jl483RnaJG9iLk2zvk8y6FbdfgDN+/5OW\n\tSnhpRzdHtRBSnnmYUlgZBHWBmzM4Xd3b/ZRn3PTBFqryaIZHk+gLmNluEyje+77ms/enli8bZ", "X-Gm-Gg": "AeBDies+VfthpsSpNwUSEtmxHeSX4Eq2NhHEK69quNlw7GX32R5qal6QN+EkZxEeP/N\n\tuuIgO/dCSBPNfy9XKomDGHd3djggp9YwE7rfy/wseyqBnZQVgevk0BR+pTISuI/1Qi/s86I7sOu\n\tfK14eMNc5NIeWQ0fnpPhLBK8BgXowpGlcsH977gNOowWmqgIzPY84ogE99/1S4kekb21MBAf19o\n\tER2UPYV/R260Tcerm+bi2UMKlsAPOvp5hmj7ZX4luf+SwusM7Y7h1B66KgceN1ExfZ0WEpLYdr3\n\txvgm+RLm9yO1VKnjJRHVAigFNG7EOVXX1n7hW9O8PLDEGwwPKua3eEJdgsDMK63zjlPe/k9UQpG\n\ts7O/TPGx3VklLs2j/odOAAyAt+7IQRW1CjMUXFU1Xg5kofkQIPiBNyLoKYJUI8g==", "X-Received": [ "by 2002:a05:622a:1792:b0:50f:b465:94b2 with SMTP id\n d75a77b69052e-5100e1a9028mr41098901cf.28.1777384103529;\n Tue, 28 Apr 2026 06:48:23 -0700 (PDT)", "by 2002:a05:622a:1792:b0:50f:b465:94b2 with SMTP id\n d75a77b69052e-5100e1a9028mr41098061cf.28.1777384102842;\n Tue, 28 Apr 2026 06:48:22 -0700 (PDT)" ], "From": "Bartosz Golaszewski <bartosz.golaszewski@oss.qualcomm.com>", "Date": "Tue, 28 Apr 2026 15:48:10 +0200", "Subject": "[PATCH v3 1/2] dt-bindings: pinctrl: describe the Qualcomm\n nord-tlmm", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "Message-Id": "<20260428-nord-tlmm-v3-1-f16f08d084cc@oss.qualcomm.com>", "References": "<20260428-nord-tlmm-v3-0-f16f08d084cc@oss.qualcomm.com>", "In-Reply-To": "<20260428-nord-tlmm-v3-0-f16f08d084cc@oss.qualcomm.com>", "To": "Bjorn Andersson <andersson@kernel.org>, Linus Walleij <linusw@kernel.org>,\n Rob Herring <robh@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>,\n Richard Cochran <richardcochran@gmail.com>,\n Bartosz Golaszewski <brgl@kernel.org>,\n Shawn Guo <shengchao.guo@oss.qualcomm.com>,\n Arnd Bergmann <arnd@arndb.de>,\n Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>", "Cc": "linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,\n devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,\n netdev@vger.kernel.org,\n Bartosz Golaszewski <bartosz.golaszewski@oss.qualcomm.com>", "X-Mailer": "b4 0.14.2", "X-Developer-Signature": "v=1; a=openpgp-sha256; l=6015;\n i=bartosz.golaszewski@oss.qualcomm.com; h=from:subject:message-id;\n bh=Unp2Oiz/cs66vdAtRJtz9eeHDu3hXq//N9q9v4DFcFc=;\n b=kA0DAAoBBZ0uy/82hMMByyZiAGnwuqHIyLpIGfDMBG3mkhweB+YEeUjepXmiYFKC722SLYHCw\n IkCMwQAAQoAHRYhBJHlEy3ltUYde6Jl/AWdLsv/NoTDBQJp8LqhAAoJEAWdLsv/NoTDW8cQAIN4\n KcAgo3i/lf1Kh7jmIfxK/5+zS8lRrWRtJxMAaASQ1gSWLMUs9UvSEwBQRRk1TlFpf5jXqP2gxRk\n 1Yxj7Pt7UNjkNUiEPeyreyYk/Dvd6ROVd1I4K/AMewThjpjSu4yz4bVdj0aGRbRqBvgBxbJ7+jU\n c3fK6LogQomVNqkLwcDw8Lr9d/i8KcmZKA/ap86MzXfltS7wYwtZohUT22DJSpoTV2j1pPqNxFs\n X3kURjI3NEM/4FF7jXoXl3kBSJjlMe0l1wfPzDE+7C4y2Y7yIT4I8gqsE9niewW/1cHxfJEu0xB\n Jtz1oFGuyp1BS6LaYn5uhZy5C/JhdwUvR+sAvPdaoXhjzhcc2d5+rgaxIkNKY/wfs+Wez7qvMmI\n +sZhE08JyLGAgbHJt/F5IFtGa7IaxVBECRL3ZvbG33ewE5IlqDfk1vWuu6U/6ULBq/a9rBeSPDp\n udxoyrhLj+TN47r5vIhcXJtdJlbJtvYnG/+bWkdjBh3DS6H3S38TzSWDgWCxbFDkMOx7ljuFP7k\n DCLuw/ft87tHu1gzsJ6Zyqc1jdMkqmCg4iPEqJFsEw8G3euGvHMnPEZAEX6QaE77olGTzzPnqTk\n YAEW+1kySdMHdNsJ9pikmWq4HaP6l5iFT7Rsa5CJqV5Gip9bD6TpyMi5eL6MMfiwFkv2lMPLEu+\n WmJKU", "X-Developer-Key": "i=bartosz.golaszewski@oss.qualcomm.com; a=openpgp;\n fpr=169DEB6C0BC3C46013D2C79F11A72EA01471D772", "X-Proofpoint-GUID": "EysjtRaeQospW-67tOIqjmtikVQXnbQ6", "X-Authority-Analysis": "v=2.4 cv=PcrPQChd c=1 sm=1 tr=0 ts=69f0baa8 cx=c_pps\n a=mPf7EqFMSY9/WdsSgAYMbA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=gEfo2CItAAAA:8\n a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=Ou3KgfM3KP2cLz_BwJkA:9 a=QEXdDO2ut3YA:10\n a=dawVfQjAaf238kedN5IG:22 a=sptkURWiP4Gy88Gu7hUp:22", "X-Proofpoint-ORIG-GUID": "EysjtRaeQospW-67tOIqjmtikVQXnbQ6", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDI4MDEzMCBTYWx0ZWRfX0O3DVXC16m27\n /33gqFp+CAO0A4i3CrBhaAJ7zXy8tfn58elGiA6ak9k6EfmFEHzFDzVrAn3Z4CpEDb9Cdpiw/0S\n R0CPY3cKRfSNAfvjseJq7KkIdFEwHZlMySf6D4+yjO7hGV4g7EmUX3mfAYn2/Fp5sdrmwyxb4nV\n WQUapJOCeNzQBpjGi7GuBhIv9gBmMdbjDFa4iVSdo/EIvyYl3kSrwbZ0MEBjb2zOX0ACy67zvGC\n NtjNlfoMIKyuWrFkkd7RZx+0OPFWFsOfiT4epCPcVXqyYgzVfH4UaLoWjubBffRI9h3f5hVu3oA\n UwEFmLfeONw5nRbjHhtmnu8HB6oQmbm+r3OSjzr4cQWaP8E7NVR9bL72qcC+sA/t+9ock0sW5r5\n ghqJVObd/2eLsMc51YAwskbgfDuWFIgB5DV3WjaPUFjcrpXPhH3f03XqY/NyO02ePVPl6HYWKOv\n xbZSqnTkpz2PTp9HWVw==", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-28_04,2026-04-28_01,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n impostorscore=0 spamscore=0 lowpriorityscore=0 suspectscore=0 clxscore=1015\n malwarescore=0 adultscore=0 priorityscore=1501 bulkscore=0 phishscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604280130" }, "content": "Add a DT binding document describing the TLMM pin controller available\non the Nord platforms from Qualcomm.\n\nCo-developed-by: Shawn Guo <shengchao.guo@oss.qualcomm.com>\nSigned-off-by: Shawn Guo <shengchao.guo@oss.qualcomm.com>\nSigned-off-by: Bartosz Golaszewski <bartosz.golaszewski@oss.qualcomm.com>\n---\n .../bindings/pinctrl/qcom,nord-tlmm.yaml | 141 +++++++++++++++++++++\n 1 file changed, 141 insertions(+)", "diff": "diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,nord-tlmm.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,nord-tlmm.yaml\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..4bb511719f3130fc208011b4a8b45f4cfcde8c9b\n--- /dev/null\n+++ b/Documentation/devicetree/bindings/pinctrl/qcom,nord-tlmm.yaml\n@@ -0,0 +1,141 @@\n+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)\n+%YAML 1.2\n+---\n+$id: http://devicetree.org/schemas/pinctrl/qcom,nord-tlmm.yaml#\n+$schema: http://devicetree.org/meta-schemas/core.yaml#\n+\n+title: Qualcomm Technologies, Inc. SA8797P TLMM block\n+\n+maintainers:\n+ - Bartosz Golaszewski <brgl@kernel.org>\n+\n+description:\n+ Top Level Mode Multiplexer pin controller in Qualcomm SA8797P SoC.\n+\n+allOf:\n+ - $ref: /schemas/pinctrl/qcom,tlmm-common.yaml#\n+\n+properties:\n+ compatible:\n+ const: qcom,nord-tlmm\n+\n+ reg:\n+ maxItems: 1\n+\n+ interrupts:\n+ maxItems: 1\n+\n+ gpio-reserved-ranges:\n+ minItems: 1\n+ maxItems: 90\n+\n+ gpio-line-names:\n+ maxItems: 181\n+\n+patternProperties:\n+ \"-state$\":\n+ oneOf:\n+ - $ref: \"#/$defs/qcom-nord-tlmm-state\"\n+ - patternProperties:\n+ \"-pins$\":\n+ $ref: \"#/$defs/qcom-nord-tlmm-state\"\n+ additionalProperties: false\n+\n+$defs:\n+ qcom-nord-tlmm-state:\n+ type: object\n+ description:\n+ Pinctrl node's client devices use subnodes for desired pin configuration.\n+ Client device subnodes use below standard properties.\n+ $ref: qcom,tlmm-common.yaml#/$defs/qcom-tlmm-state\n+ unevaluatedProperties: false\n+\n+ properties:\n+ pins:\n+ description:\n+ List of gpio pins affected by the properties specified in this\n+ subnode.\n+ items:\n+ oneOf:\n+ - pattern: \"^gpio([0-9]|[1-9][0-9]|1[0-7][0-9]|180)$\"\n+ - enum: [ ufs_reset ]\n+ minItems: 1\n+ maxItems: 16\n+\n+ function:\n+ description:\n+ Specify the alternative function to be configured for the specified\n+ pins.\n+\n+ enum: [ aoss_cti, atest_char, atest_usb20, atest_usb21,\n+ aud_intfc0_clk, aud_intfc0_data, aud_intfc0_ws,\n+ aud_intfc10_clk, aud_intfc10_data, aud_intfc10_ws,\n+ aud_intfc1_clk, aud_intfc1_data, aud_intfc1_ws,\n+ aud_intfc2_clk, aud_intfc2_data, aud_intfc2_ws,\n+ aud_intfc3_clk, aud_intfc3_data, aud_intfc3_ws,\n+ aud_intfc4_clk, aud_intfc4_data, aud_intfc4_ws,\n+ aud_intfc5_clk, aud_intfc5_data, aud_intfc5_ws,\n+ aud_intfc6_clk, aud_intfc6_data, aud_intfc6_ws,\n+ aud_intfc7_clk, aud_intfc7_data, aud_intfc7_ws,\n+ aud_intfc8_clk, aud_intfc8_data, aud_intfc8_ws,\n+ aud_intfc9_clk, aud_intfc9_data, aud_intfc9_ws,\n+ aud_mclk0_mira, aud_mclk0_mirb, aud_mclk1_mira, aud_mclk1_mirb,\n+ aud_mclk2_mira, aud_mclk2_mirb, aud_refclk0, aud_refclk1,\n+ bist_done, ccu_async_in, ccu_i2c_scl, ccu_i2c_sda, ccu_timer,\n+ clink_debug, dbg_out, dbg_out_clk,\n+ ddr_bist_complete, ddr_bist_fail, ddr_bist_start, ddr_bist_stop,\n+ ddr_pxi, dp_rx0, dp_rx00, dp_rx01, dp_rx0_mute, dp_rx1, dp_rx10,\n+ dp_rx11, dp_rx1_mute,\n+ edp0_hot, edp0_lcd, edp1_hot, edp1_lcd, edp2_hot, edp2_lcd,\n+ edp3_hot, edp3_lcd,\n+ emac0_mcg, emac0_mdc, emac0_mdio, emac0_ptp, emac1_mcg,\n+ emac1_mdc, emac1_mdio, emac1_ptp,\n+ gcc_gp1_clk, gcc_gp2_clk, gcc_gp3_clk, gcc_gp4_clk, gcc_gp5_clk,\n+ gcc_gp6_clk, gcc_gp7_clk, gcc_gp8_clk, jitter_bist, lbist_pass,\n+ mbist_pass, mdp0_vsync_out, mdp1_vsync_out, mdp_vsync_e,\n+ mdp_vsync_p, mdp_vsync_s,\n+ pcie0_clk_req_n, pcie1_clk_req_n, pcie2_clk_req_n,\n+ pcie3_clk_req_n, phase_flag, pll_bist_sync, pll_clk_aux,\n+ prng_rosc0, prng_rosc1, pwrbrk_i_n, qdss, qdss_cti, qspi,\n+ qup0_se0, qup0_se1, qup0_se2, qup0_se3, qup0_se4, qup0_se5,\n+ qup1_se0, qup1_se1, qup1_se3, qup1_se2, qup1_se4, qup1_se5,\n+ qup1_se6, qup2_se0, qup2_se1, qup2_se2, qup2_se3, qup2_se4,\n+ qup2_se5, qup2_se6,\n+ sailss_ospi, sdc4_clk, sdc4_cmd, sdc4_data, smb_alert,\n+ smb_alert_n, smb_clk, smb_dat, tb_trig_sdc4, tmess_prng0,\n+ tmess_prng1, tsc_timer, tsense_pwm, usb0_hs,\n+ usb0_phy_ps, usb1_hs, usb1_phy_ps, usb2_hs, usxgmii0_phy,\n+ usxgmii1_phy, vsense_trigger_mirnat, wcn_sw, wcn_sw_ctrl]\n+\n+ required:\n+ - pins\n+\n+required:\n+ - compatible\n+ - reg\n+\n+unevaluatedProperties: false\n+\n+examples:\n+ - |\n+ #include <dt-bindings/interrupt-controller/arm-gic.h>\n+\n+ tlmm: pinctrl@f100000 {\n+ compatible = \"qcom,nord-tlmm\";\n+ reg = <0x0f100000 0xc0000>;\n+ interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;\n+ gpio-controller;\n+ #gpio-cells = <2>;\n+ interrupt-controller;\n+ #interrupt-cells = <2>;\n+ gpio-ranges = <&tlmm 0 0 181>;\n+ wakeup-parent = <&pdc>;\n+\n+ qup_uart15_default: qup-uart15-default-state {\n+ pins = \"gpio147\", \"gpio148\";\n+ function = \"qup2_se2\";\n+ drive-strength = <2>;\n+ bias-disable;\n+ };\n+ };\n+...\n", "prefixes": [ "v3", "1/2" ] }