Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2228878/?format=api
{ "id": 2228878, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2228878/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427124738.966578-12-peter.maydell@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260427124738.966578-12-peter.maydell@linaro.org>", "date": "2026-04-27T12:46:45", "name": "[PULL,11/63] hw/arm/fsl-imx8mm: Adding support for SPI controller", "commit_ref": null, "pull_url": null, "state": "not-applicable", "archived": false, "hash": "356d41714f0ead47dce02dcef43bd244affc8cd5", "submitter": { "id": 5111, "url": "http://patchwork.ozlabs.org/api/1.1/people/5111/?format=api", "name": "Peter Maydell", "email": "peter.maydell@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260427124738.966578-12-peter.maydell@linaro.org/mbox/", "series": [ { "id": 501642, "url": "http://patchwork.ozlabs.org/api/1.1/series/501642/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501642", "date": "2026-04-27T12:46:34", "name": "[PULL,01/63] docs/system: add FEAT_AA32 and FEAT_AA64 to emulation list", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/501642/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2228878/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2228878/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=NNK6Hczu;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g43Y626Qmz1yHv\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 27 Apr 2026 22:59:06 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wHLU1-0005TB-3l; Mon, 27 Apr 2026 08:54:41 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)\n id 1wHLNR-0007nc-D9\n for qemu-devel@nongnu.org; Mon, 27 Apr 2026 08:47:54 -0400", "from mail-wm1-x330.google.com ([2a00:1450:4864:20::330])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)\n id 1wHLNP-0005UX-M7\n for qemu-devel@nongnu.org; Mon, 27 Apr 2026 08:47:53 -0400", "by mail-wm1-x330.google.com with SMTP id\n 5b1f17b1804b1-488b0e1b870so172740695e9.2\n for <qemu-devel@nongnu.org>; Mon, 27 Apr 2026 05:47:51 -0700 (PDT)", "from lanath.. (wildly.archaic.org.uk. [81.2.115.145])\n by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-488ffc5e3f4sm448974115e9.2.2026.04.27.05.47.48\n for <qemu-devel@nongnu.org>\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 27 Apr 2026 05:47:48 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777294069; x=1777898869; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:from:to:cc:subject:date:message-id\n :reply-to; bh=+f5ZGmX9oTLSaVcb3xFFj2b2ao74Al5SyMxc3YROTz0=;\n b=NNK6HczuEl//raLKZTdcG0N0TiMpqoyQRpeYRSj/bcSN2oxqfDCLQ3dfshxQ2OLW78\n Srs30XVXP9tdV2Baga/zTHVjjFb/a3YRz7/6qi0MTra/Ket1vit6wFHCkSIb1177fiXw\n QG0hZKBQYt3SO7I3zLu+2ZIIr8nuwBbrW4SK/vKZKygncQSdKYpc50uOkHyjq9S/b++V\n AqW1zaaxyStj3SXMrTVBHW/agVCbLPcYaFeYdSXzydAaPTE5QT0l40riZJI2Dcw/92P5\n ctxVezrN64Siogun730L4SEXKrQkwMCm/vYZInzah9Hiq3dsDiklg5H6i5geA1ND2nJu\n BxPQ==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777294069; x=1777898869;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=+f5ZGmX9oTLSaVcb3xFFj2b2ao74Al5SyMxc3YROTz0=;\n b=iHHLlWWDkstuuYidmqTrBTPzwYwmagSvA1eXHXp2LHw4O/9PWAGgZsEhvaifriY+v+\n Tjr8EmgjRk1CN4FcqkHKyoRqjtPtLalB6Oq5bN3vDsKPU4XO0DXEHpbhfWiUQBrHlmRt\n AGMkI2wdieSnyCzvfI5zLIGAp9+vvrX4dbSzChIu14XMpYtPrnUhhMf3JES4tCjn5ktD\n rCvTs+f5pAlMZA/y6/f7w77+/b0dtp3xA/vTQvGnyhVPb+cGy0YPBfLTPjrvjcydF5Qt\n FWwCbIIfdJNaZOmZcSMA9EgLK/gqEjwCrwgLXeJGoMirInbcd5UoGznRMjrLvDbmgQI2\n DbpQ==", "X-Gm-Message-State": "AOJu0YzNQd6AAuRYMQtsWiMpUUvuBhuIns64vYJsJ+JVTc04nmti8Pma\n eDyJh185MViT4+qh3vTv69QzQVHg+Ao+aW96nIdK61JhTbqHy6oVIZnQPRlfo8MuWkscPhFStH+\n mGzlu", "X-Gm-Gg": "AeBDievLVeYUHaN7C2+emq3g8HmGJsPl7JQA793aJkZU8ZDYWGEWuLs1RfBZtxYNuiV\n 2RmWFP0npX2Lry1ol8rQqorynv140x3hdmtUUk0YGMUB5mhYQjTSBDwmhvzU4p+nmIHzjEu8JHL\n 25mlOS7WeZuy0fV50kGmvEChM/T/bMtk65KPKfoSWSWSthgcbROhWkDOHXYF/g38HQIBObsA5yN\n WmNtx7K7PhBXa5g/Po3QnBAZghpWkKI9JkjBShHciMltX+fjRgkz/QsHSmO/cdIo2ixKyuW/trP\n wTuxTt5yiC9vBgflmf3I51BahXrHuBt8HUxtvnVreJzdsEg844uyNidrdhncqijGVMyQJp7l/8y\n qG92F2etr4kQg3KJFQvN0f/0mP3RpE5jrlwKQV0OLFDsMRF/zBc8YGWyc5hm7Gcyo6hu9KuXHDu\n ZYRQALx8LYlC2AWdHPUEBJxQO60A1ujf4Yb0u4orkUuXXwUA70gFnbWR26rGPNT2MQueOP+GR8C\n HU8KnyqNRM0NtLkUXQP1uYi389EFosWwAB+y/jeDA==", "X-Received": "by 2002:a05:600c:33aa:b0:488:ae6c:42c0 with SMTP id\n 5b1f17b1804b1-488fb742e7fmr358972785e9.7.1777294068924;\n Mon, 27 Apr 2026 05:47:48 -0700 (PDT)", "From": "Peter Maydell <peter.maydell@linaro.org>", "To": "qemu-devel@nongnu.org", "Subject": "[PULL 11/63] hw/arm/fsl-imx8mm: Adding support for SPI controller", "Date": "Mon, 27 Apr 2026 13:46:45 +0100", "Message-ID": "<20260427124738.966578-12-peter.maydell@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260427124738.966578-1-peter.maydell@linaro.org>", "References": "<20260427124738.966578-1-peter.maydell@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2a00:1450:4864:20::330;\n envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x330.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "From: Gaurav Sharma <gaurav.sharma_7@nxp.com>\n\nIt enables emulation of ECSPI in iMX8MM\nAdded SPI IRQ lines\n\nReviewed-by: Philippe Mathieu-Daude <philmd@linaro.org>\nReviewed-by: Peter Maydell <peter.maydell@linaro.org>\nReviewed-by: Bernhard Beschow <shentey@gmail.com>\nSigned-off-by: Gaurav Sharma <gaurav.sharma_7@nxp.com>\nSigned-off-by: Peter Maydell <peter.maydell@linaro.org>\n---\n hw/arm/fsl-imx8mm.c | 26 ++++++++++++++++++++++++++\n include/hw/arm/fsl-imx8mm.h | 7 +++++++\n 2 files changed, 33 insertions(+)", "diff": "diff --git a/hw/arm/fsl-imx8mm.c b/hw/arm/fsl-imx8mm.c\nindex 3632d85197..f433beeaf2 100644\n--- a/hw/arm/fsl-imx8mm.c\n+++ b/hw/arm/fsl-imx8mm.c\n@@ -195,6 +195,11 @@ static void fsl_imx8mm_init(Object *obj)\n object_initialize_child(obj, name, &s->usdhc[i], TYPE_IMX_USDHC);\n }\n \n+ for (i = 0; i < FSL_IMX8MM_NUM_ECSPIS; i++) {\n+ g_autofree char *name = g_strdup_printf(\"spi%d\", i + 1);\n+ object_initialize_child(obj, name, &s->spi[i], TYPE_IMX_SPI);\n+ }\n+\n object_initialize_child(obj, \"pcie\", &s->pcie, TYPE_DESIGNWARE_PCIE_HOST);\n object_initialize_child(obj, \"pcie_phy\", &s->pcie_phy,\n TYPE_FSL_IMX8M_PCIE_PHY);\n@@ -464,6 +469,26 @@ static void fsl_imx8mm_realize(DeviceState *dev, Error **errp)\n qdev_get_gpio_in(gicdev, usdhc_table[i].irq));\n }\n \n+ /* ECSPIs */\n+ for (i = 0; i < FSL_IMX8MM_NUM_ECSPIS; i++) {\n+ static const struct {\n+ hwaddr addr;\n+ unsigned int irq;\n+ } spi_table[FSL_IMX8MM_NUM_ECSPIS] = {\n+ { fsl_imx8mm_memmap[FSL_IMX8MM_ECSPI1].addr, FSL_IMX8MM_ECSPI1_IRQ },\n+ { fsl_imx8mm_memmap[FSL_IMX8MM_ECSPI2].addr, FSL_IMX8MM_ECSPI2_IRQ },\n+ { fsl_imx8mm_memmap[FSL_IMX8MM_ECSPI3].addr, FSL_IMX8MM_ECSPI3_IRQ },\n+ };\n+\n+ if (!sysbus_realize(SYS_BUS_DEVICE(&s->spi[i]), errp)) {\n+ return;\n+ }\n+\n+ sysbus_mmio_map(SYS_BUS_DEVICE(&s->spi[i]), 0, spi_table[i].addr);\n+ sysbus_connect_irq(SYS_BUS_DEVICE(&s->spi[i]), 0,\n+ qdev_get_gpio_in(gicdev, spi_table[i].irq));\n+ }\n+\n /* SNVS */\n if (!sysbus_realize(SYS_BUS_DEVICE(&s->snvs), errp)) {\n return;\n@@ -503,6 +528,7 @@ static void fsl_imx8mm_realize(DeviceState *dev, Error **errp)\n case FSL_IMX8MM_GIC_DIST:\n case FSL_IMX8MM_GIC_REDIST:\n case FSL_IMX8MM_GPIO1 ... FSL_IMX8MM_GPIO5:\n+ case FSL_IMX8MM_ECSPI1 ... FSL_IMX8MM_ECSPI3:\n case FSL_IMX8MM_I2C1 ... FSL_IMX8MM_I2C4:\n case FSL_IMX8MM_PCIE1:\n case FSL_IMX8MM_PCIE_PHY1:\ndiff --git a/include/hw/arm/fsl-imx8mm.h b/include/hw/arm/fsl-imx8mm.h\nindex d6df16e9d4..13c044412a 100644\n--- a/include/hw/arm/fsl-imx8mm.h\n+++ b/include/hw/arm/fsl-imx8mm.h\n@@ -21,6 +21,7 @@\n #include \"hw/pci-host/designware.h\"\n #include \"hw/pci-host/fsl_imx8m_phy.h\"\n #include \"hw/sd/sdhci.h\"\n+#include \"hw/ssi/imx_spi.h\"\n #include \"qom/object.h\"\n #include \"qemu/units.h\"\n \n@@ -32,6 +33,7 @@ OBJECT_DECLARE_SIMPLE_TYPE(FslImx8mmState, FSL_IMX8MM)\n \n enum FslImx8mmConfiguration {\n FSL_IMX8MM_NUM_CPUS = 4,\n+ FSL_IMX8MM_NUM_ECSPIS = 3,\n FSL_IMX8MM_NUM_GPIOS = 5,\n FSL_IMX8MM_NUM_I2CS = 4,\n FSL_IMX8MM_NUM_IRQS = 128,\n@@ -48,6 +50,7 @@ struct FslImx8mmState {\n IMX8MPCCMState ccm;\n IMX8MPAnalogState analog;\n IMX7SNVSState snvs;\n+ IMXSPIState spi[FSL_IMX8MM_NUM_ECSPIS];\n IMXI2CState i2c[FSL_IMX8MM_NUM_I2CS];\n IMXSerialState uart[FSL_IMX8MM_NUM_UARTS];\n MemoryRegion ocram;\n@@ -177,6 +180,10 @@ enum FslImx8mmIrqs {\n FSL_IMX8MM_UART3_IRQ = 28,\n FSL_IMX8MM_UART4_IRQ = 29,\n \n+ FSL_IMX8MM_ECSPI1_IRQ = 31,\n+ FSL_IMX8MM_ECSPI2_IRQ = 32,\n+ FSL_IMX8MM_ECSPI3_IRQ = 33,\n+\n FSL_IMX8MM_I2C1_IRQ = 35,\n FSL_IMX8MM_I2C2_IRQ = 36,\n FSL_IMX8MM_I2C3_IRQ = 37,\n", "prefixes": [ "PULL", "11/63" ] }