Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2228617/?format=api
{ "id": 2228617, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2228617/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260427070312.81679-4-clamor95@gmail.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/1.1/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null }, "msgid": "<20260427070312.81679-4-clamor95@gmail.com>", "date": "2026-04-27T07:03:08", "name": "[v2,3/7] dt-bindings: memory: Document Tegra114 External Memory Controller", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "f95e54c19c66d5f0a2491dae1e8fa26ba8908bf3", "submitter": { "id": 84146, "url": "http://patchwork.ozlabs.org/api/1.1/people/84146/?format=api", "name": "Svyatoslav Ryhel", "email": "clamor95@gmail.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260427070312.81679-4-clamor95@gmail.com/mbox/", "series": [ { "id": 501587, "url": "http://patchwork.ozlabs.org/api/1.1/series/501587/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=501587", "date": "2026-04-27T07:03:06", "name": "Tegra114: implement EMC support", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/501587/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2228617/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2228617/checks/", "tags": {}, "headers": { "Return-Path": "\n <linux-tegra+bounces-13983-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=KKUymfWs;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13983-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"KKUymfWs\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.221.45", "smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com" ], "Received": [ "from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g3vlp5kzYz1yHv\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 27 Apr 2026 17:07:50 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id C38793010731\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 27 Apr 2026 07:03:46 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 5B59B392825;\n\tMon, 27 Apr 2026 07:03:46 +0000 (UTC)", "from mail-wr1-f45.google.com (mail-wr1-f45.google.com\n [209.85.221.45])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id E75693914E2\n\tfor <linux-tegra@vger.kernel.org>; Mon, 27 Apr 2026 07:03:42 +0000 (UTC)", "by mail-wr1-f45.google.com with SMTP id\n ffacd0b85a97d-43cfde3c3f3so10011095f8f.3\n for <linux-tegra@vger.kernel.org>;\n Mon, 27 Apr 2026 00:03:42 -0700 (PDT)", "from xeon ([188.163.112.56])\n by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43fe4e3a341sm84245734f8f.24.2026.04.27.00.03.40\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 27 Apr 2026 00:03:40 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777273425; cv=none;\n b=p524Bv1ThABJaLmt1yb75+Yy+GljdgNaAJ8OUW8DgUljio4Zx3/PV9ZuGRhVosj2qNt3kwERlGvc6oJviTN2yMWkrrkWHn9vy7Hd1rKRgOwhGJo3sVgqFQk1KZ0V3CMWhOB5Dp0FlRbZydH9bnYAfNd3f1SMRJnzqp7qNwONypk=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777273425; c=relaxed/simple;\n\tbh=84Dqsd4+a5f1NKPye0gyTGquAHxSzQnz5E8L5x6vjSk=;\n\th=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version;\n b=qR1zajDWFYgQ8fT2dAXiLhU5hHR8jl745VfUwxHydiCmpPWxN3mYtcRScKXjv9Bkx3V2gCwPYon+T6DmrVSRW6x2PiODMh3iQDYrmvpyX9i/6UMnfmJ2iXDPb8oFRwLMb5uYt3XPCdKyymhQbnPF55vTUibyc6QI2/WdLwN9DfY=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com;\n spf=pass smtp.mailfrom=gmail.com;\n dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=KKUymfWs; arc=none smtp.client-ip=209.85.221.45", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1777273421; x=1777878221;\n darn=vger.kernel.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=1CfO1Q8+JOBgDtlGnZkxxf2jPv4aks+RLJbYHeFtCGM=;\n b=KKUymfWsG7qJfjuxz0mv5rENezIUVG2G+CXHS+4mJOKM4pZtiCgNhetoYOQOOvzEVV\n kd6cnHPe+kcCJT3yKJ0+Ks55qDfxueNC2n/ddmvjcFlMdnKz4sKFDFpaWThZtILZ13Zl\n hrECpWKl4SNkyV35egtchzUHL3Q5n5XylLzsgpWjl9XpXKSMjvng1XnuC76RUMVs7fu8\n FRGHofLdqdFKvkPmp93j5srgCAZygn/NKsEvn1P0OLirOiFJammJw6evXsTBUjyliNE0\n rYvF8EzOqOPi+go4i1YK0/hKvhC45kfxv79MSBrGQMTbIAIZifKU4T4Ac4fjvUhDM3o/\n pPwg==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777273421; x=1777878221;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=1CfO1Q8+JOBgDtlGnZkxxf2jPv4aks+RLJbYHeFtCGM=;\n b=sVnaRFov5EBZbtZRBG/L91Qm1O0knxNjJ7TWKZwIe9+MeSaduZsnLrfnmNgZWZsfzP\n YchLrfHec7IFqOrxZoRmyhiuEWBT75M4BPh0oEw7ngLBjB+SIWczgsu3NDb2IUGMNkzC\n FQwqmOi7un1e09WEYWO92T+lcvUFleRAl0bQdw+rpHiPd5XAOmlQWbhqnfw+mVgWr4xE\n zb4+vrRXPWudkMkpskwqm3zLBKq1kHLnHEGWRf1u3c2eI6jQC1DaUab52lecFn90ihg1\n IyHOzXdU43ahJuzWRvy6SB2fndrADIergxmVKAgAVGnigtvtYke7iPknuiUubfX9Sgd+\n eqkQ==", "X-Forwarded-Encrypted": "i=1;\n AFNElJ8HqVykp2lvoPqmzGV2p+YEgiSVjRCMKbh15kTCKob8LyxcMMK1sPQm5dZGK0CWJTdAAkY0ANSb9Jjl3A==@vger.kernel.org", "X-Gm-Message-State": "AOJu0YwCy68/0nWKwi1I4eKIC8ogQixTDFMJ/UsYI6DKb/7zG8FAkcKv\n\td/LZx3Yqym9ssLXrqufubAqJ7/n2v3zJMOmXvl7sT/hTfX8i8n5xdESy", "X-Gm-Gg": "AeBDievH7/Bn5RLedBqB/bFipAu7T24ADQ71cX6dNFiff4csLELh/9XpDVtk3p+QCtw\n\tkq1y/Dl6oOXp/gcFcdhG4DMKvIPDj5WA7QuWrQtauG/zz6DHI0F0oFK79ABICVYdDiVoSUAc3DH\n\t38hGlEVMe/PThmNiDbMrxklaejEwfoDpQr+dk5DEc+C2rEAwaZjuMkATPX23QSubbA8yAAjcamh\n\tDlfu/blDfjJ3lhjqkEPQFfhi6a6gd3Dx4v2uG1NJDLWMm834ccZJ2Aav5Wo5gE5TEDTcvn74aTm\n\t/XTDfMHyDvcGE+lfEVBDkpSWPgBuwSqM7mF+k0uOBe9/+NtZDE4e27ggQk0kU6GTGvGM/C6J4Ev\n\t+OkFyq7aQITjJldSx5EKs6EjeZP0XZlFQ8G+DvQTEDxlTbgfe8d2wb6J4HdVMPaXvlH8UI9Vt4Q\n\twAQgtEgEJ7sE/8jVs2g+KbT+A=", "X-Received": "by 2002:a5d:40cc:0:b0:43f:e721:76bf with SMTP id\n ffacd0b85a97d-43fe721784amr45151305f8f.41.1777273420997;\n Mon, 27 Apr 2026 00:03:40 -0700 (PDT)", "From": "Svyatoslav Ryhel <clamor95@gmail.com>", "To": "Krzysztof Kozlowski <krzk@kernel.org>,\n\tRob Herring <robh@kernel.org>,\n\tConor Dooley <conor+dt@kernel.org>,\n\tThierry Reding <thierry.reding@kernel.org>,\n\tJonathan Hunter <jonathanh@nvidia.com>,\n\tMikko Perttunen <mperttunen@nvidia.com>,\n\tSvyatoslav Ryhel <clamor95@gmail.com>", "Cc": "linux-kernel@vger.kernel.org,\n\tdevicetree@vger.kernel.org,\n\tlinux-tegra@vger.kernel.org", "Subject": "[PATCH v2 3/7] dt-bindings: memory: Document Tegra114 External Memory\n Controller", "Date": "Mon, 27 Apr 2026 10:03:08 +0300", "Message-ID": "<20260427070312.81679-4-clamor95@gmail.com>", "X-Mailer": "git-send-email 2.51.0", "In-Reply-To": "<20260427070312.81679-1-clamor95@gmail.com>", "References": "<20260427070312.81679-1-clamor95@gmail.com>", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit" }, "content": "Include Tegra114 support into existing Tegra124 EMC schema with the most\nnotable difference being the amount of EMC timings and a few SoC unique\nentries.\n\nSigned-off-by: Svyatoslav Ryhel <clamor95@gmail.com>\nReviewed-by: Rob Herring (Arm) <robh@kernel.org>\n---\n .../nvidia,tegra124-emc.yaml | 174 +++---------------\n 1 file changed, 26 insertions(+), 148 deletions(-)", "diff": "diff --git a/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra124-emc.yaml b/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra124-emc.yaml\nindex f5f03bf36413..9398aae49093 100644\n--- a/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra124-emc.yaml\n+++ b/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra124-emc.yaml\n@@ -16,7 +16,9 @@ description: |\n \n properties:\n compatible:\n- const: nvidia,tegra124-emc\n+ enum:\n+ - nvidia,tegra114-emc\n+ - nvidia,tegra124-emc\n \n reg:\n maxItems: 1\n@@ -29,6 +31,9 @@ properties:\n items:\n - const: emc\n \n+ interrupts:\n+ maxItems: 1\n+\n \"#interconnect-cells\":\n const: 0\n \n@@ -164,153 +169,12 @@ patternProperties:\n nvidia,emc-configuration:\n description:\n EMC timing characterization data. These are the registers (see\n- section \"15.6.2 EMC Registers\" in the TRM) whose values need to\n+ section \"20.11.2 EMC Registers\" in the Tegra114 TRM or section\n+ \"15.6.2 EMC Registers\" in the Tegra124 TRM) whose values need to\n be specified, according to the board documentation.\n $ref: /schemas/types.yaml#/definitions/uint32-array\n- items:\n- - description: EMC_RC\n- - description: EMC_RFC\n- - description: EMC_RFC_SLR\n- - description: EMC_RAS\n- - description: EMC_RP\n- - description: EMC_R2W\n- - description: EMC_W2R\n- - description: EMC_R2P\n- - description: EMC_W2P\n- - description: EMC_RD_RCD\n- - description: EMC_WR_RCD\n- - description: EMC_RRD\n- - description: EMC_REXT\n- - description: EMC_WEXT\n- - description: EMC_WDV\n- - description: EMC_WDV_MASK\n- - description: EMC_QUSE\n- - description: EMC_QUSE_WIDTH\n- - description: EMC_IBDLY\n- - description: EMC_EINPUT\n- - description: EMC_EINPUT_DURATION\n- - description: EMC_PUTERM_EXTRA\n- - description: EMC_PUTERM_WIDTH\n- - description: EMC_PUTERM_ADJ\n- - description: EMC_CDB_CNTL_1\n- - description: EMC_CDB_CNTL_2\n- - description: EMC_CDB_CNTL_3\n- - description: EMC_QRST\n- - description: EMC_QSAFE\n- - description: EMC_RDV\n- - description: EMC_RDV_MASK\n- - description: EMC_REFRESH\n- - description: EMC_BURST_REFRESH_NUM\n- - description: EMC_PRE_REFRESH_REQ_CNT\n- - description: EMC_PDEX2WR\n- - description: EMC_PDEX2RD\n- - description: EMC_PCHG2PDEN\n- - description: EMC_ACT2PDEN\n- - description: EMC_AR2PDEN\n- - description: EMC_RW2PDEN\n- - description: EMC_TXSR\n- - description: EMC_TXSRDLL\n- - description: EMC_TCKE\n- - description: EMC_TCKESR\n- - description: EMC_TPD\n- - description: EMC_TFAW\n- - description: EMC_TRPAB\n- - description: EMC_TCLKSTABLE\n- - description: EMC_TCLKSTOP\n- - description: EMC_TREFBW\n- - description: EMC_FBIO_CFG6\n- - description: EMC_ODT_WRITE\n- - description: EMC_ODT_READ\n- - description: EMC_FBIO_CFG5\n- - description: EMC_CFG_DIG_DLL\n- - description: EMC_CFG_DIG_DLL_PERIOD\n- - description: EMC_DLL_XFORM_DQS0\n- - description: EMC_DLL_XFORM_DQS1\n- - description: EMC_DLL_XFORM_DQS2\n- - description: EMC_DLL_XFORM_DQS3\n- - description: EMC_DLL_XFORM_DQS4\n- - description: EMC_DLL_XFORM_DQS5\n- - description: EMC_DLL_XFORM_DQS6\n- - description: EMC_DLL_XFORM_DQS7\n- - description: EMC_DLL_XFORM_DQS8\n- - description: EMC_DLL_XFORM_DQS9\n- - description: EMC_DLL_XFORM_DQS10\n- - description: EMC_DLL_XFORM_DQS11\n- - description: EMC_DLL_XFORM_DQS12\n- - description: EMC_DLL_XFORM_DQS13\n- - description: EMC_DLL_XFORM_DQS14\n- - description: EMC_DLL_XFORM_DQS15\n- - description: EMC_DLL_XFORM_QUSE0\n- - description: EMC_DLL_XFORM_QUSE1\n- - description: EMC_DLL_XFORM_QUSE2\n- - description: EMC_DLL_XFORM_QUSE3\n- - description: EMC_DLL_XFORM_QUSE4\n- - description: EMC_DLL_XFORM_QUSE5\n- - description: EMC_DLL_XFORM_QUSE6\n- - description: EMC_DLL_XFORM_QUSE7\n- - description: EMC_DLL_XFORM_ADDR0\n- - description: EMC_DLL_XFORM_ADDR1\n- - description: EMC_DLL_XFORM_ADDR2\n- - description: EMC_DLL_XFORM_ADDR3\n- - description: EMC_DLL_XFORM_ADDR4\n- - description: EMC_DLL_XFORM_ADDR5\n- - description: EMC_DLL_XFORM_QUSE8\n- - description: EMC_DLL_XFORM_QUSE9\n- - description: EMC_DLL_XFORM_QUSE10\n- - description: EMC_DLL_XFORM_QUSE11\n- - description: EMC_DLL_XFORM_QUSE12\n- - description: EMC_DLL_XFORM_QUSE13\n- - description: EMC_DLL_XFORM_QUSE14\n- - description: EMC_DLL_XFORM_QUSE15\n- - description: EMC_DLI_TRIM_TXDQS0\n- - description: EMC_DLI_TRIM_TXDQS1\n- - description: EMC_DLI_TRIM_TXDQS2\n- - description: EMC_DLI_TRIM_TXDQS3\n- - description: EMC_DLI_TRIM_TXDQS4\n- - description: EMC_DLI_TRIM_TXDQS5\n- - description: EMC_DLI_TRIM_TXDQS6\n- - description: EMC_DLI_TRIM_TXDQS7\n- - description: EMC_DLI_TRIM_TXDQS8\n- - description: EMC_DLI_TRIM_TXDQS9\n- - description: EMC_DLI_TRIM_TXDQS10\n- - description: EMC_DLI_TRIM_TXDQS11\n- - description: EMC_DLI_TRIM_TXDQS12\n- - description: EMC_DLI_TRIM_TXDQS13\n- - description: EMC_DLI_TRIM_TXDQS14\n- - description: EMC_DLI_TRIM_TXDQS15\n- - description: EMC_DLL_XFORM_DQ0\n- - description: EMC_DLL_XFORM_DQ1\n- - description: EMC_DLL_XFORM_DQ2\n- - description: EMC_DLL_XFORM_DQ3\n- - description: EMC_DLL_XFORM_DQ4\n- - description: EMC_DLL_XFORM_DQ5\n- - description: EMC_DLL_XFORM_DQ6\n- - description: EMC_DLL_XFORM_DQ7\n- - description: EMC_XM2CMDPADCTRL\n- - description: EMC_XM2CMDPADCTRL4\n- - description: EMC_XM2CMDPADCTRL5\n- - description: EMC_XM2DQPADCTRL2\n- - description: EMC_XM2DQPADCTRL3\n- - description: EMC_XM2CLKPADCTRL\n- - description: EMC_XM2CLKPADCTRL2\n- - description: EMC_XM2COMPPADCTRL\n- - description: EMC_XM2VTTGENPADCTRL\n- - description: EMC_XM2VTTGENPADCTRL2\n- - description: EMC_XM2VTTGENPADCTRL3\n- - description: EMC_XM2DQSPADCTRL3\n- - description: EMC_XM2DQSPADCTRL4\n- - description: EMC_XM2DQSPADCTRL5\n- - description: EMC_XM2DQSPADCTRL6\n- - description: EMC_DSR_VTTGEN_DRV\n- - description: EMC_TXDSRVTTGEN\n- - description: EMC_FBIO_SPARE\n- - description: EMC_ZCAL_WAIT_CNT\n- - description: EMC_MRS_WAIT_CNT2\n- - description: EMC_CTT\n- - description: EMC_CTT_DURATION\n- - description: EMC_CFG_PIPE\n- - description: EMC_DYN_SELF_REF_CONTROL\n- - description: EMC_QPOP\n+ minItems: 97\n+ maxItems: 143\n \n required:\n - clock-frequency\n@@ -318,9 +182,7 @@ patternProperties:\n - nvidia,emc-auto-cal-config2\n - nvidia,emc-auto-cal-config3\n - nvidia,emc-auto-cal-interval\n- - nvidia,emc-bgbias-ctl0\n - nvidia,emc-cfg\n- - nvidia,emc-cfg-2\n - nvidia,emc-ctt-term-ctrl\n - nvidia,emc-mode-1\n - nvidia,emc-mode-2\n@@ -344,6 +206,22 @@ required:\n - \"#interconnect-cells\"\n - operating-points-v2\n \n+allOf:\n+ - if:\n+ properties:\n+ compatible:\n+ contains:\n+ enum:\n+ - nvidia,tegra124-emc\n+ then:\n+ patternProperties:\n+ \"^emc-timings-[0-9]+$\":\n+ patternProperties:\n+ \"^timing-[0-9]+$\":\n+ required:\n+ - nvidia,emc-bgbias-ctl0\n+ - nvidia,emc-cfg-2\n+\n additionalProperties: false\n \n examples:\n", "prefixes": [ "v2", "3/7" ] }