Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2228616/?format=api
{ "id": 2228616, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2228616/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260427070312.81679-6-clamor95@gmail.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/1.1/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null }, "msgid": "<20260427070312.81679-6-clamor95@gmail.com>", "date": "2026-04-27T07:03:10", "name": "[v2,5/7] ARM: tegra: Add EMC OPP and ICC properties to Tegra114 EMC and ACTMON device-tree nodes", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "86daa4bc8ba71adc400b3e67d00c67f4acbe9da4", "submitter": { "id": 84146, "url": "http://patchwork.ozlabs.org/api/1.1/people/84146/?format=api", "name": "Svyatoslav Ryhel", "email": "clamor95@gmail.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260427070312.81679-6-clamor95@gmail.com/mbox/", "series": [ { "id": 501587, "url": "http://patchwork.ozlabs.org/api/1.1/series/501587/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=501587", "date": "2026-04-27T07:03:06", "name": "Tegra114: implement EMC support", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/501587/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2228616/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2228616/checks/", "tags": {}, "headers": { "Return-Path": "\n <linux-tegra+bounces-13984-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=EmgOdeC8;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c09:e001:a7::12fc:5321; helo=sto.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13984-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"EmgOdeC8\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.128.41", "smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com" ], "Received": [ "from sto.lore.kernel.org (sto.lore.kernel.org\n [IPv6:2600:3c09:e001:a7::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g3vhy4tZVz1yHv\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 27 Apr 2026 17:05:22 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id CD41C300E14E\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 27 Apr 2026 07:03:47 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 811C8392C31;\n\tMon, 27 Apr 2026 07:03:47 +0000 (UTC)", "from mail-wm1-f41.google.com (mail-wm1-f41.google.com\n [209.85.128.41])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 02B793921D5\n\tfor <linux-tegra@vger.kernel.org>; Mon, 27 Apr 2026 07:03:44 +0000 (UTC)", "by mail-wm1-f41.google.com with SMTP id\n 5b1f17b1804b1-488a8ca4aadso137625805e9.3\n for <linux-tegra@vger.kernel.org>;\n Mon, 27 Apr 2026 00:03:44 -0700 (PDT)", "from xeon ([188.163.112.56])\n by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43fe4e3a341sm84245734f8f.24.2026.04.27.00.03.42\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 27 Apr 2026 00:03:42 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777273427; cv=none;\n b=KIYM3a6/dUOqxyo/AICdupxu0qYmU0je/KPwCxcdAnc1nZ55I0vS/fC0CknBXJfy2UsiliQPYZCyM+aRXElT8Qv5uR3MySNGDoCS6ZCKXj8WjXGTQMC9yWybkzJPzkAWVTBTAEpLhhIgXtITNqvA2TUgl/rSnkIy/yiN2ua7bO0=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777273427; c=relaxed/simple;\n\tbh=W6txuQCEUCrc1UvkuuAflUC4e6TGqcThPpWviWV42lE=;\n\th=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version;\n b=Lg/4hFC4MySNSU6SbojGWpFakghp43X1pTLBmHRuz07Gjxld0sModRi65PyYpm7tjTW0LM39yVED3lQq5NXZCpc/kgVOs5QAyaolM0CXFza/98mJN6fT9APe5rUIG/h0bkXONudNqO9uZDqMSuPCifibBAxQZWxdQYaZwhdaImM=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com;\n spf=pass smtp.mailfrom=gmail.com;\n dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=EmgOdeC8; arc=none smtp.client-ip=209.85.128.41", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1777273423; x=1777878223;\n darn=vger.kernel.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=90gzvuDE2Ybs7D8y5HYsbaHjQhyiyd4TKaAXDPG/a+8=;\n b=EmgOdeC8BKwA1JfMJS3UjuMbs5viwRI1nGL8PirOUkc843QnPBL9moM2P5QqUXTjJ7\n tuck1iorPx5Rhnd/fhzsbb+OOUiAzHgBWx/VG2FpjwNtXKCuWAxGuuxRyoSLKnEyDGi9\n Z9bgi7dkKYEAo74MbxQ+mWKfgOZ2BtlVK9iaTe07Pw8gxoJ+M+pdMXY88y1vSFeIsBDC\n 4kaiY7oQJbiDPCl5ov/C671FYHo9zI+iNN3afKsqNA1Z04/bchnxwTPHj9ZwoD6tt9Oj\n ZPMrOScOYqo6qzwmT1RsDcMITApfqgNbMAlq8fTaPQCC5+a8rXMA6w7LKtoh9QK5R8KU\n Cn0A==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777273423; x=1777878223;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=90gzvuDE2Ybs7D8y5HYsbaHjQhyiyd4TKaAXDPG/a+8=;\n b=OEQWYB+Dlv4WZHxPr5KCSMLK5bFjQizfvslZWALrCkHIPinkAjHhLUoE3ywXiKZGBN\n zmho6et3YTuuRQBu06aYfw8tdiXYvfH9X1qjOad6RorDZa08xgXq07ErWCUj0Ughil3J\n AotUsbed2b0ImsSQvMo3UMtflsV3DkVjSvtv6sQ8UYzclIAaW3woiMvcZuVODHjJCQbv\n wORIax3GHdgmWI+HOyQMz1GU1pp/nrLKK9ugzlqnDSAWCqCUMH8BA4e1tM8HMSm+Zb+N\n COPphuhXkZlT8cGxvHP7FYelRwCx9Zo3T+uPxv2osUO1iSmm+n69Z3yfXY8Ex68/MD6J\n 8o/w==", "X-Forwarded-Encrypted": "i=1;\n AFNElJ+kG/nN75nvMajgSr4n4MAIhngwWL8A9Gc/wmtIqeIx7yVdL/cFrh6fom6S8qMpRXz4evSNtRWAcGvqAA==@vger.kernel.org", "X-Gm-Message-State": "AOJu0YyJA2ts5b4K/25w8sNzChzwrt4gritH9cYSiyLrSdmco6Hv9dmi\n\t7OufKDh+Q1p7rXqFloI4J2Zh4MECze5ybRAsfjIeekrP8x0MDOHxyWE+HZkDaE8t", "X-Gm-Gg": "AeBDieuAKetAng0lGhsS43gvjB88teCORzjbl2ABV6rjLbKE1qiCEoRLzuEkDmBifx0\n\tzlWys4vy31jKoMnQ6K064XSgK1gWSx+WipWC2S15Naqk7mYTiVSgoJ6xHIBuQpg88vxCdoB6C/U\n\td1M/oG3l6R2DetAQjOPQiGXrXJ+y3AntrErLPsu9ryn68AqTKE776E0c/YAc08EXcc1FeCOt1Hu\n\tDhNCQqGo05JxZjEZxUmtNska5U/t8mwMS7L8hiJ2mrfJuGj3w9Ko2TJnPPtzPkMNMaiYXjwL9jx\n\tdqtUKj1ijPQfMxG4THBDmsNGdvEvZUJi+8lY7Ljnk8Hsnec5aRKbdDvZQPw0LReddivkdO0vDWO\n\tiIgNym0kucAwzyGeWU6DgokPqDQ/plW4YPvx0ph2apHkp/Kb4qbPbBg3/sKHB6Lu+oQxwmsZPNG\n\tz4M7pki0WS052CfbxJBXiIbhk=", "X-Received": "by 2002:a05:6000:2c0e:b0:441:377f:82a7 with SMTP id\n ffacd0b85a97d-441377f82c8mr14271384f8f.32.1777273423028;\n Mon, 27 Apr 2026 00:03:43 -0700 (PDT)", "From": "Svyatoslav Ryhel <clamor95@gmail.com>", "To": "Krzysztof Kozlowski <krzk@kernel.org>,\n\tRob Herring <robh@kernel.org>,\n\tConor Dooley <conor+dt@kernel.org>,\n\tThierry Reding <thierry.reding@kernel.org>,\n\tJonathan Hunter <jonathanh@nvidia.com>,\n\tMikko Perttunen <mperttunen@nvidia.com>,\n\tSvyatoslav Ryhel <clamor95@gmail.com>", "Cc": "linux-kernel@vger.kernel.org,\n\tdevicetree@vger.kernel.org,\n\tlinux-tegra@vger.kernel.org", "Subject": "[PATCH v2 5/7] ARM: tegra: Add EMC OPP and ICC properties to Tegra114\n EMC and ACTMON device-tree nodes", "Date": "Mon, 27 Apr 2026 10:03:10 +0300", "Message-ID": "<20260427070312.81679-6-clamor95@gmail.com>", "X-Mailer": "git-send-email 2.51.0", "In-Reply-To": "<20260427070312.81679-1-clamor95@gmail.com>", "References": "<20260427070312.81679-1-clamor95@gmail.com>", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit" }, "content": "Add EMC OPP tables and interconnect paths that will be used for dynamic\nmemory bandwidth scaling based on memory utilization statistics.\n\nSigned-off-by: Svyatoslav Ryhel <clamor95@gmail.com>\nReviewed-by: Mikko Perttunen <mperttunen@nvidia.com>\n---\n .../dts/nvidia/tegra114-peripherals-opp.dtsi | 164 ++++++++++++++++++\n arch/arm/boot/dts/nvidia/tegra114.dtsi | 9 +\n 2 files changed, 173 insertions(+)\n create mode 100644 arch/arm/boot/dts/nvidia/tegra114-peripherals-opp.dtsi", "diff": "diff --git a/arch/arm/boot/dts/nvidia/tegra114-peripherals-opp.dtsi b/arch/arm/boot/dts/nvidia/tegra114-peripherals-opp.dtsi\nnew file mode 100644\nindex 000000000000..b40a1c24abab\n--- /dev/null\n+++ b/arch/arm/boot/dts/nvidia/tegra114-peripherals-opp.dtsi\n@@ -0,0 +1,164 @@\n+// SPDX-License-Identifier: GPL-2.0\n+\n+/ {\n+\temc_icc_dvfs_opp_table: opp-table-emc {\n+\t\tcompatible = \"operating-points-v2\";\n+\n+\t\topp-12750000-900 {\n+\t\t\topp-microvolt = <900000 900000 1390000>;\n+\t\t\topp-hz = /bits/ 64 <12750000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t};\n+\n+\t\topp-20400000-900 {\n+\t\t\topp-microvolt = <900000 900000 1390000>;\n+\t\t\topp-hz = /bits/ 64 <20400000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t};\n+\n+\t\topp-40800000-900 {\n+\t\t\topp-microvolt = <900000 900000 1390000>;\n+\t\t\topp-hz = /bits/ 64 <40800000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t};\n+\n+\t\topp-68000000-900 {\n+\t\t\topp-microvolt = <900000 900000 1390000>;\n+\t\t\topp-hz = /bits/ 64 <68000000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t};\n+\n+\t\topp-102000000-900 {\n+\t\t\topp-microvolt = <900000 900000 1390000>;\n+\t\t\topp-hz = /bits/ 64 <102000000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t};\n+\n+\t\topp-204000000-900 {\n+\t\t\topp-microvolt = <900000 900000 1390000>;\n+\t\t\topp-hz = /bits/ 64 <204000000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t\topp-suspend;\n+\t\t};\n+\n+\t\topp-312000000-1000 {\n+\t\t\topp-microvolt = <1000000 1000000 1390000>;\n+\t\t\topp-hz = /bits/ 64 <312000000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t};\n+\n+\t\topp-408000000-1000 {\n+\t\t\topp-microvolt = <1000000 1000000 1390000>;\n+\t\t\topp-hz = /bits/ 64 <408000000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t};\n+\n+\t\t/*\n+\t\t * T40X can work with 1050mV for 528MHz but T40T which is\n+\t\t * in the same group as T40X requires 1100mV. If there will\n+\t\t * be enough data that T40T can work reliably with 1050mV\n+\t\t * for 528MHz then voltage for 528MHz opp can be lowered.\n+\t\t * T40S should remain with 1100mV for 528MHz opp.\n+\t\t */\n+\t\topp-528000000-1100 {\n+\t\t\topp-microvolt = <1100000 1100000 1390000>;\n+\t\t\topp-hz = /bits/ 64 <528000000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t};\n+\n+\t\topp-624000000-1100 {\n+\t\t\topp-microvolt = <1100000 1100000 1390000>;\n+\t\t\topp-hz = /bits/ 64 <624000000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t};\n+\n+\t\topp-792000000-1100 {\n+\t\t\topp-microvolt = <1100000 1100000 1390000>;\n+\t\t\topp-hz = /bits/ 64 <792000000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t};\n+\n+\t\topp-900000000-1200 {\n+\t\t\topp-microvolt = <1200000 1200000 1390000>;\n+\t\t\topp-hz = /bits/ 64 <900000000>;\n+\t\t\topp-supported-hw = <0x000E>;\n+\t\t};\n+\t};\n+\n+\temc_bw_dfs_opp_table: opp-table-actmon {\n+\t\tcompatible = \"operating-points-v2\";\n+\n+\t\topp-12750000 {\n+\t\t\topp-hz = /bits/ 64 <12750000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t\topp-peak-kBps = <204000>;\n+\t\t};\n+\n+\t\topp-20400000 {\n+\t\t\topp-hz = /bits/ 64 <20400000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t\topp-peak-kBps = <326400>;\n+\t\t};\n+\n+\t\topp-40800000 {\n+\t\t\topp-hz = /bits/ 64 <40800000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t\topp-peak-kBps = <652800>;\n+\t\t};\n+\n+\t\topp-68000000 {\n+\t\t\topp-hz = /bits/ 64 <68000000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t\topp-peak-kBps = <1088000>;\n+\t\t};\n+\n+\t\topp-102000000 {\n+\t\t\topp-hz = /bits/ 64 <102000000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t\topp-peak-kBps = <1632000>;\n+\t\t};\n+\n+\t\topp-204000000 {\n+\t\t\topp-hz = /bits/ 64 <204000000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t\topp-peak-kBps = <3264000>;\n+\t\t\topp-suspend;\n+\t\t};\n+\n+\t\topp-312000000 {\n+\t\t\topp-hz = /bits/ 64 <312000000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t\topp-peak-kBps = <4992000>;\n+\t\t};\n+\n+\t\topp-408000000 {\n+\t\t\topp-hz = /bits/ 64 <408000000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t\topp-peak-kBps = <6528000>;\n+\t\t};\n+\n+\t\topp-528000000 {\n+\t\t\topp-hz = /bits/ 64 <528000000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t\topp-peak-kBps = <8448000>;\n+\t\t};\n+\n+\t\topp-624000000 {\n+\t\t\topp-hz = /bits/ 64 <624000000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t\topp-peak-kBps = <9984000>;\n+\t\t};\n+\n+\t\topp-792000000 {\n+\t\t\topp-hz = /bits/ 64 <792000000>;\n+\t\t\topp-supported-hw = <0x000F>;\n+\t\t\topp-peak-kBps = <12672000>;\n+\t\t};\n+\n+\t\topp-900000000 {\n+\t\t\topp-hz = /bits/ 64 <900000000>;\n+\t\t\topp-supported-hw = <0x000E>;\n+\t\t\topp-peak-kBps = <14400000>;\n+\t\t};\n+\t};\n+};\ndiff --git a/arch/arm/boot/dts/nvidia/tegra114.dtsi b/arch/arm/boot/dts/nvidia/tegra114.dtsi\nindex 7e8f90d33935..6c2b79b35938 100644\n--- a/arch/arm/boot/dts/nvidia/tegra114.dtsi\n+++ b/arch/arm/boot/dts/nvidia/tegra114.dtsi\n@@ -8,6 +8,8 @@\n #include <dt-bindings/soc/tegra-pmc.h>\n #include <dt-bindings/thermal/tegra114-soctherm.h>\n \n+#include \"tegra114-peripherals-opp.dtsi\"\n+\n / {\n \tcompatible = \"nvidia,tegra114\";\n \tinterrupt-parent = <&lic>;\n@@ -323,6 +325,9 @@ actmon: actmon@6000c800 {\n \t\tclock-names = \"actmon\", \"emc\";\n \t\tresets = <&tegra_car TEGRA114_CLK_ACTMON>;\n \t\treset-names = \"actmon\";\n+\t\toperating-points-v2 = <&emc_bw_dfs_opp_table>;\n+\t\tinterconnects = <&mc TEGRA114_MC_MPCORER &emc>;\n+\t\tinterconnect-names = \"cpu-read\";\n \t\t#cooling-cells = <2>;\n \t};\n \n@@ -655,6 +660,7 @@ mc: memory-controller@70019000 {\n \n \t\t#reset-cells = <1>;\n \t\t#iommu-cells = <1>;\n+\t\t#interconnect-cells = <1>;\n \t};\n \n \temc: external-memory-controller@7001b000 {\n@@ -665,6 +671,9 @@ emc: external-memory-controller@7001b000 {\n \t\tclock-names = \"emc\";\n \n \t\tnvidia,memory-controller = <&mc>;\n+\t\toperating-points-v2 = <&emc_icc_dvfs_opp_table>;\n+\n+\t\t#interconnect-cells = <0>;\n \t};\n \n \thda@70030000 {\n", "prefixes": [ "v2", "5/7" ] }