Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2228423/?format=api
{ "id": 2228423, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2228423/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260426134002.865628-63-richard.henderson@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260426134002.865628-63-richard.henderson@linaro.org>", "date": "2026-04-26T13:39:39", "name": "[62/84] fpu: Return struct from parts{64,128}_return_nan", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "e82b10d8be0323e8d6843ce2b896b86f8d94e6e1", "submitter": { "id": 72104, "url": "http://patchwork.ozlabs.org/api/1.1/people/72104/?format=api", "name": "Richard Henderson", "email": "richard.henderson@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260426134002.865628-63-richard.henderson@linaro.org/mbox/", "series": [ { "id": 501533, "url": "http://patchwork.ozlabs.org/api/1.1/series/501533/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501533", "date": "2026-04-26T13:38:37", "name": "fpu: Export some internals for targets", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/501533/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2228423/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2228423/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=Qp08v51X;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g3ShN2c5zz1y2d\n\tfor <incoming@patchwork.ozlabs.org>; Sun, 26 Apr 2026 23:48:20 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wGzpe-0000CU-4D; Sun, 26 Apr 2026 09:47:34 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wGzoJ-0005wt-J4\n for qemu-devel@nongnu.org; Sun, 26 Apr 2026 09:46:13 -0400", "from mail-pl1-x62d.google.com ([2607:f8b0:4864:20::62d])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wGzoF-0001Wl-Hf\n for qemu-devel@nongnu.org; Sun, 26 Apr 2026 09:46:11 -0400", "by mail-pl1-x62d.google.com with SMTP id\n d9443c01a7336-2b24fdac394so90577215ad.3\n for <qemu-devel@nongnu.org>; Sun, 26 Apr 2026 06:45:59 -0700 (PDT)", "from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5faa34ea7sm280544085ad.34.2026.04.26.06.45.56\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Sun, 26 Apr 2026 06:45:57 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777211158; x=1777815958; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=RcYkneR9Skc297NkyUYU49GZmHwypHS79RqQoM9N3gU=;\n b=Qp08v51X2cXEixNbLglx4d0822xcAUOPaGfIAhl2UkH5oXEOOAPuvnQc33hPQwFhdL\n wnQj5Reh6pgkhO8y9QWxrBmDx3j49wjuajvBGnx9kC06SyawWgHPVDr5Jboj6Gxobz9V\n /uNvTigUgKsU8TnfQfZA0F6ZyBOc7vOt7xFwqs9s7JNlpz1R3jGTnJQG62xdMSDwsJny\n LXBM9gAkKhmoFkWHXnckwJxVzNKMjAQNXKCfICGJIIUNUAzQxOxZ6DEI2GIZqRZ5f0Mf\n wk/HW6rVp3dIamBHl/UrmNqTPBaosjD76UbbWYFCSm6TWyyZBYtqpcy/huXIUTv73VWO\n jjmQ==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777211158; x=1777815958;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=RcYkneR9Skc297NkyUYU49GZmHwypHS79RqQoM9N3gU=;\n b=rAoGU+LvGjb7q/ZJG9qNBHPdGRilpo9bG2Cc5MaEM4HJYpYLEec+37kofWN52ToYma\n n7FDjPDEDb0s3FBKgo4QA8N+AtTPxliHD3OGbMzQ8u+egDBtMLtzaHx9PIKxrLq2W5/Z\n P6VQ11puKsDHIgNYxZ3ijC8LK9lLwZz7l80MQ6cGhF/Dal9NpnEbD//f4nlqV+VubkCW\n EcaeeqoYeMMxoq0OJk5q4gD2Oc2WOWoFBJi3nlcrIzGV1nk1OhlFXD4tTElOhhU7/MLF\n wFSYmkS8PW+3nCIbwWFhqaDKvvdZQXZ4S5UQzvRAPFJt93s/AEpXa+RsglygWTEy3Z7B\n GCGQ==", "X-Gm-Message-State": "AOJu0YyepvajiywkKVnY+KVkJ1vea/SP8stT2Dtv+n74E2gU5IHah8jq\n sOHscLmoUCI5YorZS4Gy7TJm6e7tNlXbq9JZIGnoHpwJUy5sVTsWKQIhH64V9hp8LlAo2sjJfvc\n kqbsTEQg=", "X-Gm-Gg": "AeBDietTBQm0BQNf14KmMb2MAX143NSoUYJwiIaoU3ge+r9Na/JOnG0p3bNhYsg612k\n vpZEVwWOBaT4cOzbdObUsiMucti7ofiRjFV3eAC2FOhbhUF5yj5xnKKPH5z6tPPiLeHLiUmCgYB\n NwU0tzgowIRMo5X1XL2ur2UrC/J9j5rEYHhw9aPAbuMajjl2+bCNp6g+BZo6GAMwlCNK6udkQEx\n /Wadsj3gNsUKHH4KDTRslp5EN4+afM1VhHDhgbsXfsiFy+JZ/7Gf9gKdLfyZurU6mBHnG21ps2S\n 6nvbrEmv2QD6JnB3lsjQ6rQv93uZe7BU0IHvT/XsjSVifSYFEPRbtTmd+Qn5K5gMT64tc6gr662\n K7rfQYLdQkgOyZTYY79VQw3j9TuTbvCgQQppyYfJdnhm7ID5eFwWysYfydCiXIUpUsNZsWPIOYe\n 6wIW8amWrn3eVcCe6uaOEo7wbKjcmiQvEeWrVqYcyq", "X-Received": "by 2002:a17:902:8b87:b0:2b0:a980:367c with SMTP id\n d9443c01a7336-2b5f9eb0513mr305330515ad.2.1777211158070;\n Sun, 26 Apr 2026 06:45:58 -0700 (PDT)", "From": "Richard Henderson <richard.henderson@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "qemu-arm@nongnu.org,\n\tqemu-s390x@nongnu.org", "Subject": "[PATCH 62/84] fpu: Return struct from parts{64,128}_return_nan", "Date": "Sun, 26 Apr 2026 23:39:39 +1000", "Message-ID": "<20260426134002.865628-63-richard.henderson@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260426134002.865628-1-richard.henderson@linaro.org>", "References": "<20260426134002.865628-1-richard.henderson@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::62d;\n envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x62d.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n fpu/softfloat.c | 14 +++++++-------\n fpu/softfloat-parts.c.inc | 15 ++++++++-------\n 2 files changed, 15 insertions(+), 14 deletions(-)", "diff": "diff --git a/fpu/softfloat.c b/fpu/softfloat.c\nindex 9c1e6fdce4..7d67e25c17 100644\n--- a/fpu/softfloat.c\n+++ b/fpu/softfloat.c\n@@ -2378,7 +2378,7 @@ static void parts_float_to_e5m2(FloatParts64 *a, float_status *s, bool saturate)\n switch (a->cls) {\n case float_class_snan:\n case float_class_qnan:\n- parts64_return_nan(a, s);\n+ *a = parts64_return_nan(a, s);\n break;\n \n case float_class_inf:\n@@ -2405,7 +2405,7 @@ static void parts_float_to_e5m2(FloatParts64 *a, float_status *s, bool saturate)\n static void parts64_float_to_float(FloatParts64 *a, float_status *s)\n {\n if (is_nan(a->cls)) {\n- parts64_return_nan(a, s);\n+ *a = parts64_return_nan(a, s);\n }\n if (a->cls == float_class_denormal) {\n float_raise(float_flag_input_denormal_used, s);\n@@ -2415,7 +2415,7 @@ static void parts64_float_to_float(FloatParts64 *a, float_status *s)\n static void parts128_float_to_float(FloatParts128 *a, float_status *s)\n {\n if (is_nan(a->cls)) {\n- parts128_return_nan(a, s);\n+ *a = parts128_return_nan(a, s);\n }\n if (a->cls == float_class_denormal) {\n float_raise(float_flag_input_denormal_used, s);\n@@ -2441,7 +2441,7 @@ static FloatParts64 parts128_to_parts64(FloatParts128 *b, float_status *s)\n case float_class_qnan:\n /* Discard the low bits of the NaN. */\n r.frac = b->frac_hi;\n- parts64_return_nan(&r, s);\n+ r = parts64_return_nan(&r, s);\n break;\n default:\n break;\n@@ -2461,7 +2461,7 @@ static FloatParts128 parts64_to_parts128(FloatParts64 *b, float_status *s)\n switch (r.cls) {\n case float_class_qnan:\n case float_class_snan:\n- parts128_return_nan(&r, s);\n+ r = parts128_return_nan(&r, s);\n break;\n case float_class_denormal:\n float_raise(float_flag_input_denormal_used, s);\n@@ -4458,7 +4458,7 @@ static void parts64_log2(FloatParts64 *a, float_status *s, const FloatFmt *fmt)\n break;\n case float_class_snan:\n case float_class_qnan:\n- parts64_return_nan(a, s);\n+ *a = parts64_return_nan(a, s);\n return;\n case float_class_zero:\n float_raise(float_flag_divbyzero, s);\n@@ -5067,7 +5067,7 @@ float32 float32_exp2(float32 a, float_status *status)\n break;\n case float_class_snan:\n case float_class_qnan:\n- parts64_return_nan(&xp, status);\n+ xp = parts64_return_nan(&xp, status);\n return float32_round_pack_canonical(&xp, status);\n case float_class_inf:\n return xp.sign ? float32_zero : a;\ndiff --git a/fpu/softfloat-parts.c.inc b/fpu/softfloat-parts.c.inc\nindex 4733755f35..ef46dd740c 100644\n--- a/fpu/softfloat-parts.c.inc\n+++ b/fpu/softfloat-parts.c.inc\n@@ -15,25 +15,26 @@\n * indicated otherwise.\n */\n \n-static void partsN(return_nan)(FloatPartsN *a, float_status *s)\n+static FloatPartsN partsN(return_nan)(const FloatPartsN *a, float_status *s)\n {\n switch (a->cls) {\n case float_class_snan:\n float_raise(float_flag_invalid | float_flag_invalid_snan, s);\n if (s->default_nan_mode) {\n- *a = partsN(default_nan)(s);\n+ return partsN(default_nan)(s);\n } else {\n- *a = partsN(silence_nan)(a, s);\n+ return partsN(silence_nan)(a, s);\n }\n break;\n case float_class_qnan:\n if (s->default_nan_mode) {\n- *a = partsN(default_nan)(s);\n+ return partsN(default_nan)(s);\n }\n break;\n default:\n g_assert_not_reached();\n }\n+ return *a;\n }\n \n static FloatPartsN *partsN(pick_nan)(FloatPartsN *a, FloatPartsN *b,\n@@ -941,7 +942,7 @@ static void partsN(sqrt)(FloatPartsN *a, float_status *status,\n break;\n case float_class_snan:\n case float_class_qnan:\n- partsN(return_nan)(a, status);\n+ *a = partsN(return_nan)(a, status);\n return;\n case float_class_zero:\n return;\n@@ -1263,7 +1264,7 @@ static void partsN(round_to_int)(FloatPartsN *a, FloatRoundMode rmode,\n switch (a->cls) {\n case float_class_qnan:\n case float_class_snan:\n- partsN(return_nan)(a, s);\n+ *a = partsN(return_nan)(a, s);\n break;\n case float_class_zero:\n case float_class_inf:\n@@ -1656,7 +1657,7 @@ static void partsN(scalbn)(FloatPartsN *a, int n, float_status *s)\n switch (a->cls) {\n case float_class_snan:\n case float_class_qnan:\n- partsN(return_nan)(a, s);\n+ *a = partsN(return_nan)(a, s);\n break;\n case float_class_zero:\n case float_class_inf:\n", "prefixes": [ "62/84" ] }