get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/1.1/patches/2227848/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2227848,
    "url": "http://patchwork.ozlabs.org/api/1.1/patches/2227848/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260424111330.702272-10-changhuang.liang@starfivetech.com/",
    "project": {
        "id": 42,
        "url": "http://patchwork.ozlabs.org/api/1.1/projects/42/?format=api",
        "name": "Linux GPIO development",
        "link_name": "linux-gpio",
        "list_id": "linux-gpio.vger.kernel.org",
        "list_email": "linux-gpio@vger.kernel.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": ""
    },
    "msgid": "<20260424111330.702272-10-changhuang.liang@starfivetech.com>",
    "date": "2026-04-24T11:13:19",
    "name": "[v1,09/20] dt-bindings: pinctrl: Add starfive,jhb100-per0-pinctrl",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "ced57defae29d91717446ad70df17da7f114a3ed",
    "submitter": {
        "id": 85771,
        "url": "http://patchwork.ozlabs.org/api/1.1/people/85771/?format=api",
        "name": "Changhuang Liang",
        "email": "changhuang.liang@starfivetech.com"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260424111330.702272-10-changhuang.liang@starfivetech.com/mbox/",
    "series": [
        {
            "id": 501347,
            "url": "http://patchwork.ozlabs.org/api/1.1/series/501347/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=501347",
            "date": "2026-04-24T11:13:16",
            "name": "Add basic pinctrl drivers for JHB100 SoC",
            "version": 1,
            "mbox": "http://patchwork.ozlabs.org/series/501347/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2227848/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2227848/checks/",
    "tags": {},
    "headers": {
        "Return-Path": "\n <linux-gpio+bounces-35481-incoming=patchwork.ozlabs.org@vger.kernel.org>",
        "X-Original-To": [
            "incoming@patchwork.ozlabs.org",
            "linux-gpio@vger.kernel.org"
        ],
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.105.105.114; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35481-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)",
            "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=139.219.17.124",
            "smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=starfivetech.com",
            "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=starfivetech.com",
            "dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=starfivetech.com;"
        ],
        "Received": [
            "from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g29kM01hFz1yDD\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 24 Apr 2026 21:30:34 +1000 (AEST)",
            "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 92CF33013894\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 24 Apr 2026 11:30:32 +0000 (UTC)",
            "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 9669E3B47D7;\n\tFri, 24 Apr 2026 11:30:30 +0000 (UTC)",
            "from CHN02-BJS-obe.outbound.protection.partner.outlook.cn\n (mail-bjschn02on2124.outbound.protection.partner.outlook.cn [139.219.17.124])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 9ACE93B38BC;\n\tFri, 24 Apr 2026 11:30:28 +0000 (UTC)",
            "from ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn\n (2406:e500:c550:17::6) by ZQ4PR01MB1156.CHNPR01.prod.partner.outlook.cn\n (2406:e500:c550:14::9) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9846.22; Fri, 24 Apr\n 2026 11:13:50 +0000",
            "from ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn\n ([fe80::e7d4:256c:b066:850d]) by\n ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn ([fe80::e7d4:256c:b066:850d%5])\n with mapi id 15.20.9846.021; Fri, 24 Apr 2026 11:13:50 +0000"
        ],
        "ARC-Seal": [
            "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777030230; cv=fail;\n b=FObW72wLWbLo7KjPYTuyeZgnbgCAyvPbLgJ8OQpYN7kQZt5FnoGwEqTVBn7T2sm/+kJZM1WZpXmFOK1yKL2SVtt9aICnFw3UflhDLcIsHf8HDRqdkD8srMmlocgH91K+QzK6wJkHE1wzHR3I8GvpQh1DzI/XJI2AOU1ervcMhk4=",
            "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=l4mF0POV6rFv2cHPDVP7Fpb9j18VpA2Zq1r4xmq/4qpxFwmczNixPxICB21fQGpbeq1UfkCPo7xUEvK9EQ/3GXRen+MZlCocUJ0qbkUas6uSvThWrm7YekYiKiQYdOe6x3QcVZIZZ4yVkaxy64bhQ7pTrIMSBWPT1fzXfTYh/SXTwPZwbW2z0eDHpxJ/30Bf8XhH7ixlRe/Cv0bsvSAbLSnTYy5arTa25ZyVw6c6ELA0VtCpYtfU6SiP5KUfdxp+XnXAfDR75+LIFI3O/Pb225cIoQAEVZby4HM5WoM1zApgWtI6URJWZRZlOEnrly5L2w41/xOdF51ujP2Gf5lmsw=="
        ],
        "ARC-Message-Signature": [
            "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777030230; c=relaxed/simple;\n\tbh=mREqaZXRJCcQV6JiSo2vH3xw3mnSII4snGmETgyS51s=;\n\th=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:\n\t Content-Type:MIME-Version;\n b=kc06Ox7X9DHS3ijddpkXfzv90/OHFt4s/i0l0V7BJDyRUS8ejhW0Ovj0fINVwhhmSdllkIIkWcJlZ9MXdqtIWn64CC7ccgigh+/1/UNqXnuPM99iCpmts9kQV/bcdWIJWPPB4cnch5ue8u7EkHFQelF/6gsbvRLPRhNZYkga95A=",
            "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=NFEvhD11i9P4eF7DJpyGGaUhZrWOw/dfPeSaTEFjzLc=;\n b=LCkd+6yBq3OYDvpgSiUNBHNa48nwbQ0J1hkw8fMdsWHyzuEXKgijd/WFIejIGkWV2IWTNDAu15HExUazI5e/9XdAR4Ot3PjX97AmjJhDaQ2K6hZaDkmYETYNm8v88RAWby9S5KydP1YmRcSI7V8jsOJsYN23Axbzujl1VcVywvM4k6ku9N2HZlMSbh5LEKx/zuMOIs+AialbMimtlmyYI22GoFcD54v6gp2/S1LbW7ZQ7i2z+TvLWuPz56st3rPbJuGYisSgVvx3QRnxSXguMyD4BUp1hn9KYoTTDddWp0DMHjkxsbnUnnBXYje9Kq26Ia1iAhiNOGoPtQHyNPhJ4A=="
        ],
        "ARC-Authentication-Results": [
            "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=starfivetech.com;\n spf=pass smtp.mailfrom=starfivetech.com;\n arc=fail smtp.client-ip=139.219.17.124",
            "i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=starfivetech.com; dmarc=pass action=none\n header.from=starfivetech.com; dkim=pass header.d=starfivetech.com; arc=none"
        ],
        "From": "Changhuang Liang <changhuang.liang@starfivetech.com>",
        "To": "Linus Walleij <linusw@kernel.org>,\n\tRob Herring <robh@kernel.org>,\n\tKrzysztof Kozlowski <krzk+dt@kernel.org>,\n\tConor Dooley <conor+dt@kernel.org>,\n\tEmil Renner Berthing <kernel@esmil.dk>,\n\tPaul Walmsley <pjw@kernel.org>,\n\tAlbert Ou <aou@eecs.berkeley.edu>,\n\tPalmer Dabbelt <palmer@dabbelt.com>,\n\tAlexandre Ghiti <alex@ghiti.fr>,\n\tPhilipp Zabel <p.zabel@pengutronix.de>,\n\tBartosz Golaszewski <brgl@kernel.org>",
        "Cc": "linux-gpio@vger.kernel.org,\n\tlinux-kernel@vger.kernel.org,\n\tdevicetree@vger.kernel.org,\n\tlinux-riscv@lists.infradead.org,\n\tLianfeng Ouyang <lianfeng.ouyang@starfivetech.com>,\n\tChanghuang Liang <changhuang.liang@starfivetech.com>",
        "Subject": "[PATCH v1 09/20] dt-bindings: pinctrl: Add\n starfive,jhb100-per0-pinctrl",
        "Date": "Fri, 24 Apr 2026 04:13:19 -0700",
        "Message-Id": "<20260424111330.702272-10-changhuang.liang@starfivetech.com>",
        "X-Mailer": "git-send-email 2.25.1",
        "In-Reply-To": "<20260424111330.702272-1-changhuang.liang@starfivetech.com>",
        "References": "<20260424111330.702272-1-changhuang.liang@starfivetech.com>",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-ClientProxiedBy": "SHXPR01CA0025.CHNPR01.prod.partner.outlook.cn\n (2406:e500:c311:1b::34) To ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn\n (2406:e500:c550:17::6)",
        "Precedence": "bulk",
        "X-Mailing-List": "linux-gpio@vger.kernel.org",
        "List-Id": "<linux-gpio.vger.kernel.org>",
        "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>",
        "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>",
        "MIME-Version": "1.0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-TrafficTypeDiagnostic": "ZQ4PR01MB1202:EE_|ZQ4PR01MB1156:EE_",
        "X-MS-Office365-Filtering-Correlation-Id": "28a34350-c842-4c35-241c-08dea1f2900f",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|7416014|52116014|376014|366016|1800799024|38350700014|921020|56012099003|18002099003|22082099003;",
        "X-Microsoft-Antispam-Message-Info": "\n\thOSmGojDPJijmBWQUA+5FfKXVO9RjfTIsknhiLxSlTfuH4XqqkiDWQy5KEvcK7NfXR5L2ib8I0tvVjLZ8mErfKx/GAY2j8z1IEevhx58ti3s7bDZfLpQmxn8aW+gLo/LkCWUZfgiVEZy1j9zqU4Lev1eC6fLI5BH2RQwvfgiQA8UpKzc42roOATMUpZXzlu81CfsL0CvUHMhUoATOT5ycc2vV4DDXRnLWbd/y/ADNRiMmZqrgAcZj7Yk7x6thg5Dbn+WD27ZLQcyIPXtlhSZqELOFmLLIh432VVrm0GuLJmkBhjAVPHf9R68KmiD06movvltE33PCiascXpegSd2f1cOoYi7uO9J/Doq7ZatIk37tGpwWo4HlSHRWbDv5mABtaaKZiWhGi6Hx967cvwShME4noYSnHYZl4Xba6P+1z7zb0aJPrm6GKsg0IeBj1+1N5e/CRL6z/I5sMAiagIHSIA5Dr1fPhF2kDCTEA+9XHhF35ALMI8xmpQGbj2NFH/1T3AcBA0542B5qI/idQIv6hqXLWzy2ECL34IFdCpHs0ryO6ZDMk5ixCujnnmusJ/XgSnLiPViMHup0K9/K1i9XTPZVHpKa9k0wQES2hSwklM=",
        "X-Forefront-Antispam-Report": "\n\tCIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn;PTR:;CAT:NONE;SFS:(13230040)(7416014)(52116014)(376014)(366016)(1800799024)(38350700014)(921020)(56012099003)(18002099003)(22082099003);DIR:OUT;SFP:1102;",
        "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1",
        "X-MS-Exchange-AntiSpam-MessageData-0": "\n zIuziiIfEopELVuUr4319ijtljReTePQ4TZjEIy4/GACf/JweizbnzbIHAOL5d6dWSH+Jow6KeAvrQbZMV4XlplKZJDtOFgK+B5VY+iSRtF1LHM9Y1jw4poscndaTtTxZbQnkRb7hB4+65yHpAs9s/0IAeDJlcJ+dai8UhVkHmO15z6gLPO/ImGTI0YnZ4ASCR8PFt1VdIj7lMZkI91KHAYZ9wW3CD1LA/i35PPg2JwuqohzGivitNyzhSY/tJ3F2BEuGrqF7WX29PWuH7wNAghv0ocgfrrrFGm3ITO3aijl5IupQG+DE5tM9lkquBdw4c4wwoNZ1S7X9g3on+Un/FKH1Ly7JtIvvQJsaJLDobyEytR/5IHV86Ap18g08L9Q1GvHq2WOZeiqAlsE0hSAyQzMwAPJPVm6Iz0JEiD2aFBDkzFEBSvKRTSSuzoKDewvTU9h7dfqJVyEIzhhlr9lxci45Dqvu4ydRt+LXeEX3kni1m0lRFMYeBfloxkwakUphuyHFXWl121vHm+yRYks9ENMyGah4jNp/SCx16/goMy7/Dm0arUJNyQq9HEo9oZ0BO5b+XLoKzH5R/vGCeIJ76Yzy+ZjG3uTa+bIVQGkhdeOCBO73Gd0on3OwuCTJpTk0M6ibVhY/8yp0AVouTd3voMVjggdxsv3Tl8OziG8E6vRl2mXeiUkH0Znvq8GnKmgE//Mflgn1EOPed85fx1XUqHkRC2Ujq/iPgm/78xYyxb37kPx29S3GGK1z92vlUYhUMZrf4QX1mcH0xG/vC8YasvSNZsQKp3hoXrgAm5j4sV1G7jvkbQHLZ9VURv2AYW5KDDleb14ojWIat8ehmUSrou4hVieSN2aamjxLUUnSizBqIYh+fIFyh7yO+Ec8QOxAHKpH0KERUxmyyR5dCC6LzO6I9DegAHOvIgMVzOnjXRlU18bSdLI+3Kl9BZuNIme7ZEbp7bU3BCX0U4a/CHFDCfo6a8jCPso4cHwTUclvqxpGBCv+3cpOQ9ZsVUgFCz7MLBgd++/jaQCQeysg/N37VBZ3ftY054J1ximjuH8oxOp6WpYVKguGD/eisdT+Q8FfoKIWpT+05zX8MMz3NLxWei8A1spKT1gjECWoC7kFzUN8c65X0ucAiPVTEpEF+2JMzPAXnxcr4SPHP772sQyjA98k1ZBLJquA4ECnr3RGt9cjrf3HI70BpIMGgBo3YKebJqyJuaw0Whgke6UQx+71ixu9gFUWRbFOLW/H3sp5b8AU/NN53p3Wzcw6VYNKMas9YInKfz9f7rCRbyp/q2axrhYKNOOl2ByicSuPwUPqWnl0UrIiV4Z6kxSYTh1aIobSZq8/v2qq1cAfV8wDjUUOtqdr1bbpdU9HBySNRnANmp28H8Hp9S8joRGX4nQnf/QN/6tl44b91s6upCFeY3btb46zVtX8MAutekkL5QSq3HU7ZFRNGZ0LF+t7YJlwJZYojlHnItTup8HbSEiDIsNQtitY11H6npuRWAZw/UfCMc+ouCr7ztNKrm5oVd56Uh9sqTMJEozbibPAs14+VoB5QJjwrTV+Euljmf7Qn1yOI0SBdrZPYjU9cNHw3ti0oML+rJHtYVsYaNcJH7bKHmbk3Vd/vx970I9L0vz3tOZWRkzB6vdENhmGVbwqzvU9/zQRFjEo3Ou2JNlE05QMCR8D3ll0eU3V1Nm0ZKOJxi8tG3N7Vfbn+8EDnSmKtnkhG7Fit50bh0GS1BVz2byqH4wgR+qosd6AnDNZpkOo+unTfJ0PJeLJyEJv+KghP/1a+qK",
        "X-OriginatorOrg": "starfivetech.com",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 28a34350-c842-4c35-241c-08dea1f2900f",
        "X-MS-Exchange-CrossTenant-AuthSource": "\n ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn",
        "X-MS-Exchange-CrossTenant-AuthAs": "Internal",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "24 Apr 2026 11:13:50.5237\n (UTC)",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "Hosted",
        "X-MS-Exchange-CrossTenant-Id": "06fe3fa3-1221-43d3-861b-5a4ee687a85c",
        "X-MS-Exchange-CrossTenant-MailboxType": "HOSTED",
        "X-MS-Exchange-CrossTenant-UserPrincipalName": "\n x8+qTJ2ZwI6h7dK6wY8RwzE7Dmm9rSKiS4o3yvxp49ntO+SGMQddNa/e76o+l4BLADLeeuB7Z/U35oahP1LM6KKXfVhcxFr6Mz/W/Y6PAEb45/zwC2KoDdmsrdpsHblY",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "ZQ4PR01MB1156"
    },
    "content": "Add pinctrl bindings for StarFive JHB100 SoC Peripheral-0(per0) pinctrl\ncontroller.\n\nSigned-off-by: Changhuang Liang <changhuang.liang@starfivetech.com>\n---\n .../pinctrl/starfive,jhb100-per0-pinctrl.yaml | 219 ++++++++++++++++++\n 1 file changed, 219 insertions(+)\n create mode 100644 Documentation/devicetree/bindings/pinctrl/starfive,jhb100-per0-pinctrl.yaml",
    "diff": "diff --git a/Documentation/devicetree/bindings/pinctrl/starfive,jhb100-per0-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/starfive,jhb100-per0-pinctrl.yaml\nnew file mode 100644\nindex 000000000000..b69b9b21cac6\n--- /dev/null\n+++ b/Documentation/devicetree/bindings/pinctrl/starfive,jhb100-per0-pinctrl.yaml\n@@ -0,0 +1,219 @@\n+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause\n+%YAML 1.2\n+---\n+$id: http://devicetree.org/schemas/pinctrl/starfive,jhb100-per0-pinctrl.yaml#\n+$schema: http://devicetree.org/meta-schemas/core.yaml#\n+\n+title: StarFive JHB100 Peripheral-0 Pin Controller\n+\n+description: |\n+  Pinctrl bindings for JHB100 RISC-V SoC from StarFive Technology Ltd.\n+\n+  The JHB100 SoC has 13 pinctrl domains - sys0, sys0h, sys1, sys2, per0, per1,\n+  per2, per2pok, per3, adc0, adc1, emmc, and vga.\n+  This document provides an overview of the \"per0\" pinctrl domain.\n+\n+  The \"per0\" domain has a pin controller which provides\n+  - function selection for GPIO pads.\n+  - GPIO pad configuration.\n+  - GPIO interrupt handling.\n+\n+  In the Peripheral-0  Pin Controller, there are 60 multi-function GPIO_PADs. Each of them\n+  can be multiplexed to several hardware blocks through function selection. Each iopad\n+  has a maximum of up to 3 functions - 0, 1, and 2. Function 0 is the default function\n+  which is generally the GPIO function. Function 1 and 2 are the alternate function or\n+  signal of an iopad. The function 1 and function 2 are other optional functions or\n+  peripheral signals that can be routed to an iopad. The function selection can be carried\n+  out by writing the function number to the iopad function select register.\n+  Each iopad is configurable with parameters such as input-enable, internal pull-up/pull-down\n+  bias, push-pull/Open-drain mode select, schmitt trigger, open-drain pull-up select,\n+  and debounce width.\n+\n+  This domain contains 4 IO groups which support voltage levels 1.8V and 3.3V\n+  gpioe-i3c0 - comprises PAD_GPIO_B8 through PAD_GPIO_B11, PAD_GPIO_B32, and PAD_GPIO_B33.\n+  gpioe-i3c1 - comprises PAD_GPIO_B12 through PAD_GPIO_B15, PAD_GPIO_B34, and PAD_GPIO_B35.\n+  gpioe-i3c2 - comprises PAD_GPIO_B16 through PAD_GPIO_B23.\n+  gpioe-i3c4 - comprises PAD_GPIO_B36 through PAD_GPIO_B43.\n+\n+  Each of the above IO groups must be configured with a voltage setting that matches the external\n+  voltage level provided to the IO group.\n+\n+maintainers:\n+  - Alex Soo <yuklin.soo@starfivetech.com>\n+\n+properties:\n+  compatible:\n+    items:\n+      - const: starfive,jhb100-per0-pinctrl\n+\n+  reg:\n+    maxItems: 1\n+\n+  clocks:\n+    maxItems: 1\n+\n+  resets:\n+    maxItems: 1\n+\n+  interrupts:\n+    maxItems: 1\n+\n+  interrupt-controller: true\n+\n+  '#interrupt-cells':\n+    const: 2\n+\n+  gpio-controller: true\n+\n+  '#gpio-cells':\n+    const: 2\n+\n+  gpio-ranges:\n+    maxItems: 1\n+\n+  gpio-line-names: true\n+\n+  gpioe-i3c0-vref:\n+    description: |\n+        Voltage reference value for the IO group \"gpioe-i3c0\"\n+        0: voltage reference value for 3.3V\n+        2: voltage reference value for 1.8V\n+    $ref: /schemas/types.yaml#/definitions/uint32\n+    enum: [0, 2]\n+    default: 0\n+\n+  gpioe-i3c1-vref:\n+    description: |\n+        Voltage reference value for the IO group \"gpioe-i3c1\"\n+        0: voltage reference value for 3.3V\n+        2: voltage reference value for 1.8V\n+    $ref: /schemas/types.yaml#/definitions/uint32\n+    enum: [0, 2]\n+    default: 0\n+\n+  gpioe-i3c2-vref:\n+    description: |\n+        Voltage reference value for the IO group \"gpioe-i3c2\"\n+        0: voltage reference value for 3.3V\n+        2: voltage reference value for 1.8V\n+    $ref: /schemas/types.yaml#/definitions/uint32\n+    enum: [0, 2]\n+    default: 0\n+\n+  gpioe-i3c4-vref:\n+    description: |\n+        Voltage reference value for the IO group \"gpioe-i3c4\"\n+        0: voltage reference value for 3.3V\n+        2: voltage reference value for 1.8V\n+    $ref: /schemas/types.yaml#/definitions/uint32\n+    enum: [0, 2]\n+    default: 0\n+\n+patternProperties:\n+  '-grp$':\n+    type: object\n+    additionalProperties: false\n+    patternProperties:\n+      '-pins$':\n+        type: object\n+        description: |\n+          A pinctrl node should contain at least one subnode representing the\n+          pinctrl groups available in the domain. Each subnode will list the\n+          pins it needs, and how they should be configured, with regard to\n+          function selection, bias, input enable/disable, input schmitt\n+          trigger enable/disable, slew-rate and drive strength.\n+        allOf:\n+          - $ref: /schemas/pinctrl/pincfg-node.yaml\n+          - $ref: /schemas/pinctrl/pinmux-node.yaml\n+        unevaluatedProperties: false\n+\n+        properties:\n+          pinmux:\n+            description: |\n+              The list of GPIOs and their function select.\n+              The PINMUX macros are used to configure the\n+              function selection.\n+\n+          bias-disable: true\n+\n+          bias-pull-up:\n+            type: boolean\n+\n+          bias-pull-down:\n+            type: boolean\n+\n+          drive-strength:\n+            enum: [ 2, 4, 8, 12 ]\n+\n+          drive-strength-microamp:\n+            enum: [ 2000, 4000, 8000, 12000 ]\n+\n+          input-enable: true\n+\n+          input-disable: true\n+\n+          input-schmitt-enable: true\n+\n+          input-schmitt-disable: true\n+\n+          slew-rate:\n+            enum: [ 0, 1 ]\n+            default: 0\n+            description: |\n+                0: slow (half frequency)\n+                1: fast\n+\n+          starfive,debounce-width:\n+            $ref: /schemas/types.yaml#/definitions/uint32\n+            default: 0\n+            description:\n+              Debounce width 0 = Disabled, Others = 80ns*N stages\n+\n+          starfive,drive-i2c-fast-mode:\n+            type: boolean\n+            description:\n+              Enable I2C fast mode drive\n+\n+          starfive,drive-i2c-fast-mode-plus:\n+            type: boolean\n+            description:\n+              Enable I2C fast mode plus drive\n+\n+          starfive,i2c-open-drain-pull-up-ohm:\n+            $ref: /schemas/types.yaml#/definitions/uint32\n+            description:\n+              open drain pull-up select\n+            enum: [600, 900, 1200, 2000]\n+            default: 600\n+\n+required:\n+  - compatible\n+  - reg\n+  - resets\n+  - interrupts\n+  - interrupt-controller\n+  - '#interrupt-cells'\n+  - gpio-controller\n+  - '#gpio-cells'\n+  - gpio-ranges\n+\n+additionalProperties: false\n+\n+examples:\n+  - |\n+    soc {\n+        #address-cells = <2>;\n+        #size-cells = <2>;\n+\n+        pinctrl_per0: pinctrl@11a0a000 {\n+            compatible = \"starfive,jhb100-per0-pinctrl\";\n+            reg = <0x0 0x11a0a000 0x0 0x1000>;\n+            resets = <&per0crg 0>;\n+            interrupts = <60>;\n+            interrupt-controller;\n+            #interrupt-cells = <2>;\n+            gpio-controller;\n+            #gpio-cells = <2>;\n+            gpio-ranges = <&pinctrl_per0 0 0 60>;\n+        };\n+    };\n",
    "prefixes": [
        "v1",
        "09/20"
    ]
}