Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2227686/?format=api
{ "id": 2227686, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2227686/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-11-richard.henderson@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260424043014.46305-11-richard.henderson@linaro.org>", "date": "2026-04-24T04:29:44", "name": "[v2,10/40] target/arm: Enable EnFPM bits for FEAT_FPMR", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "9d4b3a35a37fabb68d54fcc13a685340538be697", "submitter": { "id": 72104, "url": "http://patchwork.ozlabs.org/api/1.1/people/72104/?format=api", "name": "Richard Henderson", "email": "richard.henderson@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-11-richard.henderson@linaro.org/mbox/", "series": [ { "id": 501300, "url": "http://patchwork.ozlabs.org/api/1.1/series/501300/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501300", "date": "2026-04-24T04:29:37", "name": "target/arm: Implement FEAT_FP8", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/501300/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2227686/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2227686/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=vlcMxp3+;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g20Vs3mzRz1yDD\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 24 Apr 2026 14:35:01 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wG8Ci-0007o6-Ey; Fri, 24 Apr 2026 00:31:48 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wG8C5-0006tY-Nt\n for qemu-devel@nongnu.org; Fri, 24 Apr 2026 00:31:18 -0400", "from mail-oa1-x36.google.com ([2001:4860:4864:20::36])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wG8C3-0002mi-Cu\n for qemu-devel@nongnu.org; Fri, 24 Apr 2026 00:31:08 -0400", "by mail-oa1-x36.google.com with SMTP id\n 586e51a60fabf-40f0e14b9f9so4356574fac.1\n for <qemu-devel@nongnu.org>; Thu, 23 Apr 2026 21:31:06 -0700 (PDT)", "from stoup.. ([172.58.183.19]) by smtp.gmail.com with ESMTPSA id\n 586e51a60fabf-42b9ac54ec5sm18880864fac.13.2026.04.23.21.31.01\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 23 Apr 2026 21:31:05 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777005066; x=1777609866; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=CKmMywFawCK57VzKvKaE3Fm1cw6vdHmu9uE7XMxBtQ8=;\n b=vlcMxp3+8XGgD7Gz5AB7Qxt1uN4Mx3/AKsV6HFP6nB6VEQOGJzdyMGIfAzkibkRtgf\n f+KzC0SNY1x+ma74ljd9c1kCsmaIinVF9gBZFVVPhdGnATs0/5/G/lJRThzGvD1g5bEe\n lhP0Mqoidv4C3dFvy+w+WMSToH472yx69PvN2F+AzwqyXPisU108ZZ4Je+nOmcJ8fPe7\n eoeYEXBax5FvVINl5aXCcCxU0GVzKIxkRagp/zachLyzrD5fOagsN8hy8ifjwX9eoc2N\n Q2famvSQfAv/hP6CtTt6ttV9XYP4fm6sZZSDiILTpVibC5m3WXncJKFjAlnOL0T+sg35\n 1zVA==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777005066; x=1777609866;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=CKmMywFawCK57VzKvKaE3Fm1cw6vdHmu9uE7XMxBtQ8=;\n b=UMDavS6D9Ceb8bT3z6IzDqvCSmLCLGOcwSQpdj6hRQngpGXPqtWEPP74dPD5wzH1zv\n 0McZYQWmh3lTj+S87d4wNTftArfbKhDkbiFixd1f9/I8EShxgWXji3FvvS0OV9KDPLwp\n t4jz7A+guWWRYbphCFBjDEqalw0uW7bj4RYThtZDDUis1ZR+q1oheO1UrngYGrEMIMGw\n wP6cm7X1yW+cl1JnoH+hgzB2fwW4lJHQ0NiBEHlBpAZWikXhUYoo3vO+uiEL8VjF6xoL\n 9BZAkTHrtbJhMfiO2YYSRmBKKxbb3IBqRr1UL6bAFQ69QNib8dOjAhqHIhhSp3jwI+aP\n dAAQ==", "X-Gm-Message-State": "AOJu0YzXKNkT1TteImE+wgx/59nrOCVdRdImL9KURqP3PxIehMt7P3Ub\n k3JWlT9nn/0ydzD0fS3i9kmx/jlUhyfwqdCY+CIEvX23j0OnkZ4D9FO2W44xTptefUYoeRvISFJ\n vcxxhuiA=", "X-Gm-Gg": "AeBDieuwtjTkMy8g/D863/7U+Mno2P7Ndf89JInfbJfEniC/er6M0hYL1hgYqOuYlwy\n Y5uwcfbEo5I33CZo3F8bkPthMHTnDnH8xXFDtLjslASUBWWC5IoQQOP/b9OIbKtBaPKme2G+8DD\n 5TOvlfX0NzHvBCrYtFINknozSy6OS60vACM78a2P/mMfWqmR2DJsOCbOPuB6zJyqR8mykNHZdLk\n GGugQz9f/O/3gEEzZXK1b2ay5zBYl6cj3hUFow/pwTN3sfx5x+6RGWLXLllozJGsTGaQNK4UdYU\n eDE5mdO9bVg9ulOK80tcYX1nHqrfgYQG2NvbnhM8jmWyZzX+k4CVe0+GqvC7hFBIXVNkayNWNsK\n TzGnCmLn1lV5lamlZXIP+l0XNztAKpQyskKBT8fZP5M7sszGdYBG7K9KPN+w9i02heyPKIm1SgI\n ZXsaAukRAUezb8wb7yhT9xXq2Nu092qsHZ9gsXVOaqwgu/rLRgCATErlDBhvmzow==", "X-Received": "by 2002:a05:6870:3268:b0:430:b01:1f79 with SMTP id\n 586e51a60fabf-4300b01447dmr157236fac.2.1777005066153;\n Thu, 23 Apr 2026 21:31:06 -0700 (PDT)", "From": "Richard Henderson <richard.henderson@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "qemu-arm@nongnu.org", "Subject": "[PATCH v2 10/40] target/arm: Enable EnFPM bits for FEAT_FPMR", "Date": "Fri, 24 Apr 2026 14:29:44 +1000", "Message-ID": "<20260424043014.46305-11-richard.henderson@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260424043014.46305-1-richard.henderson@linaro.org>", "References": "<20260424043014.46305-1-richard.henderson@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2001:4860:4864:20::36;\n envelope-from=richard.henderson@linaro.org; helo=mail-oa1-x36.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/helper.c | 9 +++++++++\n 1 file changed, 9 insertions(+)", "diff": "diff --git a/target/arm/helper.c b/target/arm/helper.c\nindex 1a0673a343..06b5fbbe55 100644\n--- a/target/arm/helper.c\n+++ b/target/arm/helper.c\n@@ -787,6 +787,9 @@ static void scr_write(CPUARMState *env, const ARMCPRegInfo *ri, uint64_t value)\n if (cpu_isar_feature(aa64_mec, cpu)) {\n valid_mask |= SCR_MECEN;\n }\n+ if (cpu_isar_feature(aa64_fpmr, cpu)) {\n+ valid_mask |= SCR_ENFPM;\n+ }\n } else {\n valid_mask &= ~(SCR_RW | SCR_ST);\n if (cpu_isar_feature(aa32_ras, cpu)) {\n@@ -4030,6 +4033,9 @@ static void hcrx_write(CPUARMState *env, const ARMCPRegInfo *ri,\n if (cpu_isar_feature(aa64_gcs, cpu)) {\n valid_mask |= HCRX_GCSEN;\n }\n+ if (cpu_isar_feature(aa64_fpmr, cpu)) {\n+ valid_mask |= HCRX_ENFPM;\n+ }\n \n /* Clear RES0 bits. */\n env->cp15.hcrx_el2 = value & valid_mask;\n@@ -4103,6 +4109,9 @@ uint64_t arm_hcrx_el2_eff(CPUARMState *env)\n if (cpu_isar_feature(aa64_gcs, cpu)) {\n hcrx |= HCRX_GCSEN;\n }\n+ if (cpu_isar_feature(aa64_fpmr, cpu)) {\n+ hcrx |= HCRX_ENFPM;\n+ }\n return hcrx;\n }\n if (arm_feature(env, ARM_FEATURE_EL3) && !(env->cp15.scr_el3 & SCR_HXEN)) {\n", "prefixes": [ "v2", "10/40" ] }