Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2227662/?format=api
{ "id": 2227662, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2227662/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-2-richard.henderson@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260424043014.46305-2-richard.henderson@linaro.org>", "date": "2026-04-24T04:29:35", "name": "[v2,01/40] target/arm: Implement ID_AA64ISAR3", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "f7993da9151e635fc674b63039442f2848834f1b", "submitter": { "id": 72104, "url": "http://patchwork.ozlabs.org/api/1.1/people/72104/?format=api", "name": "Richard Henderson", "email": "richard.henderson@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-2-richard.henderson@linaro.org/mbox/", "series": [ { "id": 501300, "url": "http://patchwork.ozlabs.org/api/1.1/series/501300/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501300", "date": "2026-04-24T04:29:37", "name": "target/arm: Implement FEAT_FP8", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/501300/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2227662/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2227662/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=Z3d84YEP;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g20RN2tBXz1yDD\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 24 Apr 2026 14:32:00 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wG8Bm-0005lC-BT; Fri, 24 Apr 2026 00:30:50 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wG8Be-0005g6-Qh\n for qemu-devel@nongnu.org; Fri, 24 Apr 2026 00:30:48 -0400", "from mail-oa1-x33.google.com ([2001:4860:4864:20::33])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wG8BU-0002Vx-Vk\n for qemu-devel@nongnu.org; Fri, 24 Apr 2026 00:30:36 -0400", "by mail-oa1-x33.google.com with SMTP id\n 586e51a60fabf-42fc6923f38so1356068fac.1\n for <qemu-devel@nongnu.org>; Thu, 23 Apr 2026 21:30:31 -0700 (PDT)", "from stoup.. ([172.58.183.19]) by smtp.gmail.com with ESMTPSA id\n 586e51a60fabf-42b9ac54ec5sm18880864fac.13.2026.04.23.21.30.26\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 23 Apr 2026 21:30:29 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777005030; x=1777609830; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=/xapIpLETptineJX0lgqdbGa1HlQeIgwkY2ZGyDukvI=;\n b=Z3d84YEPyiVgnEt2zwSztCldzyHMHnTcW6dNt/iOYk3Zi/zFLOpU8alKpJp8gh5QK9\n rHvKjz8X77kHS/jiW8GcijX4apHe1bYR3hsgxFgjn8wiDQwFmJvKlsDNQG+e9pyqTDgy\n RgyDMfUP0RvVcQPodtsJCG6IJl8sbZBOtcSsTGk8Q8TzGhNzBguQ9fNWB3oAwygP4SEe\n 2lLJAmvS6gfbCWAlnHn5oTnXdMZgZej5L/qWbKGLt9qCdi7oCCi9dAsWCozKQwF3SJOu\n LmWinaM818eOx2p5sE5mtx077uAUGhoMLDInZ27Gmbl3oOpV7ODw5ZeQM9lkPB9cVG5Q\n x8ng==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777005030; x=1777609830;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=/xapIpLETptineJX0lgqdbGa1HlQeIgwkY2ZGyDukvI=;\n b=VqrWeAXuM3h/74iCDk7Sh81q+MSPVFEFaAq7PdeVyvzshpUeQRw7VDNTiMwAAUjNkt\n F8ZZcntB2lKZ395nlAVthKUXwnf4cFsfcED6N6EgL1rnKaokSKsaYYVJxDoMLn0sI5fu\n uvT/xsyNoRQiA/tlkHf9azhOcZucDVYkU/Sjd4E7Df2peZarihxDk9ITCaZxGDsDknHA\n upIJAlShkEPuZgatGv/8q9XG8OsPhzudyee8Fe+FC65mutAdHRPGfxBHOCO4ODb00TqU\n a4bWKHzsU8f7hxMwhWgCuqsLdShJyM/ub9WW2L8ALyJ+/Rw+6mdoOYD9vkFrSs60gXBg\n VwSA==", "X-Gm-Message-State": "AOJu0Ywn88MatVlzhoRYYe/34Amec+jqUzZbDiZzHsP7GzayBDayrG3X\n KRgGN09OgnjrgpJYG8CdXzC2MZMNGZO9Y0DC+mZ3uWpjdFot8+LoEI0dVc1QCfOFeTkuIr4kgCz\n Via9HcpQ=", "X-Gm-Gg": "AeBDieuUY6IxFjIh+AIxThwPIm2O4xHB6cZStycRZ98ZXIbvOQiyS2NT/hXzd3liiw3\n TAFJSt1o4nuQ1SMGvrvA54IDP2i2QLXF2pm+hq0hXRHf3HVj4a7he0acO3bXFat4CQwUhwQZnCS\n l9RtJZWsEnEL9VDqoi3F5D2yRfch3zku5S91R0S6nfsuidctEU+fcYpws4IeWVs6QDFYo63V1Ed\n vR3uokvRzC+ZJ83rCgtvbyC/6lFoN7Rq1H3AIBK7zqKk0jOJtFqig3cYGHAE6adsCr0DVuo4d6t\n Y3tDE0aRqMK5QiGPErTnTsQ1uUtgxoRiqKVPE6wNphCycEKJGRodwU+0xQDMgOYzSzfviBfWm2o\n Fl0CRDT12Ysn040Y3mdW8WF4Rr56VLrk0Uu5spyVDeoHBfADgYZXyhrph7zb2RpM4xLadiUvFvf\n KjO5P1W/DLReo6X4ApvaTk4joOnbpyJUkeVlBf1mFU9c8tOEnjrkVO42y3kuTZCRZ6J9+RTUsw", "X-Received": "by 2002:a05:6870:b50e:b0:423:4260:2e0d with SMTP id\n 586e51a60fabf-42a9986c2fcmr15017337fac.8.1777005030067;\n Thu, 23 Apr 2026 21:30:30 -0700 (PDT)", "From": "Richard Henderson <richard.henderson@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "qemu-arm@nongnu.org", "Subject": "[PATCH v2 01/40] target/arm: Implement ID_AA64ISAR3", "Date": "Fri, 24 Apr 2026 14:29:35 +1000", "Message-ID": "<20260424043014.46305-2-richard.henderson@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260424043014.46305-1-richard.henderson@linaro.org>", "References": "<20260424043014.46305-1-richard.henderson@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2001:4860:4864:20::33;\n envelope-from=richard.henderson@linaro.org; helo=mail-oa1-x33.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/cpu-features.h | 9 +++++++++\n target/arm/helper.c | 8 ++++++--\n target/arm/cpu-sysregs.h.inc | 1 +\n 3 files changed, 16 insertions(+), 2 deletions(-)", "diff": "diff --git a/target/arm/cpu-features.h b/target/arm/cpu-features.h\nindex b683c9551a..b165fe0b1a 100644\n--- a/target/arm/cpu-features.h\n+++ b/target/arm/cpu-features.h\n@@ -244,6 +244,15 @@ FIELD(ID_AA64ISAR2, CSSC, 52, 4)\n FIELD(ID_AA64ISAR2, LUT, 56, 4)\n FIELD(ID_AA64ISAR2, ATS1A, 60, 4)\n \n+FIELD(ID_AA64ISAR3, CPA, 0, 4)\n+FIELD(ID_AA64ISAR3, FAMINMAX, 4, 4)\n+FIELD(ID_AA64ISAR3, TLBIW, 8, 4)\n+FIELD(ID_AA64ISAR3, PACM, 12, 4)\n+FIELD(ID_AA64ISAR3, LSFE, 16, 4)\n+FIELD(ID_AA64ISAR3, OCCMO, 20, 4)\n+FIELD(ID_AA64ISAR3, LSUI, 24, 4)\n+FIELD(ID_AA64ISAR3, FPRCVT, 28, 4)\n+\n FIELD(ID_AA64PFR0, EL0, 0, 4)\n FIELD(ID_AA64PFR0, EL1, 4, 4)\n FIELD(ID_AA64PFR0, EL2, 8, 4)\ndiff --git a/target/arm/helper.c b/target/arm/helper.c\nindex 7389f2988c..08285b69a7 100644\n--- a/target/arm/helper.c\n+++ b/target/arm/helper.c\n@@ -6552,11 +6552,11 @@ void register_cp_regs_for_features(ARMCPU *cpu)\n .access = PL1_R, .type = ARM_CP_CONST,\n .accessfn = access_tid3,\n .resetvalue = GET_IDREG(isar, ID_AA64ISAR2)},\n- { .name = \"ID_AA64ISAR3_EL1_RESERVED\", .state = ARM_CP_STATE_AA64,\n+ { .name = \"ID_AA64ISAR3_EL1\", .state = ARM_CP_STATE_AA64,\n .opc0 = 3, .opc1 = 0, .crn = 0, .crm = 6, .opc2 = 3,\n .access = PL1_R, .type = ARM_CP_CONST,\n .accessfn = access_tid3,\n- .resetvalue = 0 },\n+ .resetvalue = GET_IDREG(isar, ID_AA64ISAR3) },\n { .name = \"ID_AA64ISAR4_EL1_RESERVED\", .state = ARM_CP_STATE_AA64,\n .opc0 = 3, .opc1 = 0, .crn = 0, .crm = 6, .opc2 = 4,\n .access = PL1_R, .type = ARM_CP_CONST,\n@@ -6785,6 +6785,10 @@ void register_cp_regs_for_features(ARMCPU *cpu)\n R_ID_AA64ISAR2_BC_MASK |\n R_ID_AA64ISAR2_RPRFM_MASK |\n R_ID_AA64ISAR2_CSSC_MASK },\n+ { .name = \"ID_AA64ISAR3_EL1\",\n+ .exported_bits = R_ID_AA64ISAR3_FAMINMAX_MASK |\n+ R_ID_AA64ISAR3_LSFE_MASK |\n+ R_ID_AA64ISAR3_FPRCVT_MASK },\n { .name = \"ID_AA64ISAR*_EL1_RESERVED\",\n .is_glob = true },\n };\ndiff --git a/target/arm/cpu-sysregs.h.inc b/target/arm/cpu-sysregs.h.inc\nindex 3d1ed40f04..b99579f773 100644\n--- a/target/arm/cpu-sysregs.h.inc\n+++ b/target/arm/cpu-sysregs.h.inc\n@@ -10,6 +10,7 @@ DEF(ID_AA64AFR1_EL1, 3, 0, 0, 5, 5)\n DEF(ID_AA64ISAR0_EL1, 3, 0, 0, 6, 0)\n DEF(ID_AA64ISAR1_EL1, 3, 0, 0, 6, 1)\n DEF(ID_AA64ISAR2_EL1, 3, 0, 0, 6, 2)\n+DEF(ID_AA64ISAR3_EL1, 3, 0, 0, 6, 3)\n DEF(ID_AA64MMFR0_EL1, 3, 0, 0, 7, 0)\n DEF(ID_AA64MMFR1_EL1, 3, 0, 0, 7, 1)\n DEF(ID_AA64MMFR2_EL1, 3, 0, 0, 7, 2)\n", "prefixes": [ "v2", "01/40" ] }