Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2227210/?format=api
{ "id": 2227210, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2227210/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260423100229.2941820-2-peter.maydell@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260423100229.2941820-2-peter.maydell@linaro.org>", "date": "2026-04-23T10:01:31", "name": "[PULL,01/59] target/arm/tcg: increase cache level for cpu=max", "commit_ref": null, "pull_url": null, "state": "not-applicable", "archived": false, "hash": "6893a9b56856e3477c491cd997c83d0c95959ddd", "submitter": { "id": 5111, "url": "http://patchwork.ozlabs.org/api/1.1/people/5111/?format=api", "name": "Peter Maydell", "email": "peter.maydell@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260423100229.2941820-2-peter.maydell@linaro.org/mbox/", "series": [ { "id": 501172, "url": "http://patchwork.ozlabs.org/api/1.1/series/501172/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501172", "date": "2026-04-23T10:01:35", "name": "[PULL,01/59] target/arm/tcg: increase cache level for cpu=max", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/501172/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2227210/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2227210/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=f9nREdni;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g1WvQ6lK4z1y2d\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 23 Apr 2026 20:06:10 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wFqtM-0006If-1h; Thu, 23 Apr 2026 06:02:41 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)\n id 1wFqtJ-0006I7-72\n for qemu-devel@nongnu.org; Thu, 23 Apr 2026 06:02:37 -0400", "from mail-wr1-x435.google.com ([2a00:1450:4864:20::435])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)\n id 1wFqtH-0001tB-MX\n for qemu-devel@nongnu.org; Thu, 23 Apr 2026 06:02:36 -0400", "by mail-wr1-x435.google.com with SMTP id\n ffacd0b85a97d-43cfde3c3f3so6632605f8f.3\n for <qemu-devel@nongnu.org>; Thu, 23 Apr 2026 03:02:35 -0700 (PDT)", "from lanath.. (wildly.archaic.org.uk. [81.2.115.145])\n by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43fe4e4eec9sm49323930f8f.34.2026.04.23.03.02.31\n for <qemu-devel@nongnu.org>\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 23 Apr 2026 03:02:31 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776938553; x=1777543353; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:from:to:cc:subject:date:message-id\n :reply-to; bh=v5ZNOu9NBVvbQVxY3EIRPHn6NOW6vsYmsD7qcmXjrYU=;\n b=f9nREdnixdj5WfR3TCgun20aQdwR6DxVxRuzdfMvT1dOKVqr+mz547byRVilYV3AmW\n t7k+Vgtfuj04t7BC1oFGY4urNU4PXAp8RsVQePYbembcRscHKV2BtzIoODc97F0VK1lO\n CYDKQPZaGfQrrsguGqW2tqOrQBuwt3cgYXalAczelrg7mXocktmSMN61kM/v7pAfpnrn\n Ti3HbNoUyW9NUbvNcro4Bjs1R3p2EuImClh6zqSj7iCg5Ps4VM6/X9RbQFB60mVshe3G\n OGjRKuqRQnnTPQhmLZKi77O01kPMG05IZfU/AZkMAU2eAl1larslNa3uhDkek2n6yuap\n /f7A==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776938553; x=1777543353;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=v5ZNOu9NBVvbQVxY3EIRPHn6NOW6vsYmsD7qcmXjrYU=;\n b=k201melB0iDinGMnho7jVLIqSlToJQFRdZvfPPjw80RZUVQlujXygH1oxkBywowJRl\n ALg9zG+qiPPavk15TmnEp+QSN2UKY0EzSnaETbMgMI2MlPiuIo0uH0FsS2mMtAMlrlsN\n xp3w0juhpjbe6AHn2rNSRKINBx1iOdugg0O8NSfZKY12Odh15wNlB46ucQoMzEIB2URv\n P/u8MYqtUT9T5XgGLmTbvv1Ws53eHsg7XTTK04zWiUHqfYM3HBl1ydu4O+DZgdj/8vDe\n p6EuE+PtqHoVlGl8B2tnY9boUZ+p7Nc73igR9+5gv+vDXx70EuKMEdSTVxMGMMUe0oRE\n 7vng==", "X-Gm-Message-State": "AOJu0YxVL0209RTX9cloU3dCzR+CowErjg9Nj8JECPTpW9VkgYWkY1KZ\n rlxjD1Exh87nyNMqRJVoM90z5z2ivZZmx0p/R3+0sAmGJ/PndIMqTFAioakmiiNioocTKJqtKRX\n 4iSWt", "X-Gm-Gg": "AeBDietOKwZxfpbsjhGgUbv40JvWHx3/+XS3KgLlhGlMCp9e0koN3Nxvj/O0Pu0JfyL\n rrivuSYsa4IEHAVHvXUDoDRM8pu2LjqC508YG5n+WxVBC65cAzAIPNx65kVOHSS/MIGSt7Ela/k\n 4j9BKZMmoukbpeZtFe7xst5t99aYl9ieAKHGSC8C/iHZUGz1fRTkjeIcv2BoBBQJPdy3XqFyB5d\n EG4ub0lRgx7+8TTY9xYClHDZwTuXUYJ20hKXpX1wSLX4vNUDBLjy822rdyP7kefVxvuqVR5lGad\n mevRvoByLuu09Yw4YiDdogRqOM+rrUHF9m19Jkf/GjRhyZ28XDY1F6uKXv572DFhgnbUVSI2fTA\n PdU1WLrzjbi5VBj2dJAQvDXjv6YBct9XagfnedmPe7b7mxjhAqbibLW8Bc2tHE+gzQpgRdfAmEs\n FlDb56pmPa4QyVHac3d2kqFHwNF2DxZUGODOvJ5d8eYmJH5uyvecpCCK7PvCHi7I8hjCrpNW6A2\n JiRjWjurvYnPbPxBJDfYqNXgplwaJoLKEBy/7tOEw==", "X-Received": "by 2002:a5d:40cc:0:b0:43f:e721:76bf with SMTP id\n ffacd0b85a97d-43fe721784amr27785857f8f.41.1776938552190;\n Thu, 23 Apr 2026 03:02:32 -0700 (PDT)", "From": "Peter Maydell <peter.maydell@linaro.org>", "To": "qemu-devel@nongnu.org", "Subject": "[PULL 01/59] target/arm/tcg: increase cache level for cpu=max", "Date": "Thu, 23 Apr 2026 11:01:31 +0100", "Message-ID": "<20260423100229.2941820-2-peter.maydell@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260423100229.2941820-1-peter.maydell@linaro.org>", "References": "<20260423100229.2941820-1-peter.maydell@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2a00:1450:4864:20::435;\n envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x435.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "From: Alireza Sanaee <alireza.sanaee@huawei.com>\n\nThis patch addresses cache description in the `aarch64_max_tcg_initfn`\nfunction for cpu=max. It introduces three levels of caches and modifies\nthe cache description registers accordingly.\n\nReviewed-by: Gustavo Romero <gustavo.romero@linaro.org>\nReviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>\nSigned-off-by: Alireza Sanaee <alireza.sanaee@huawei.com>\nMessage-id: 20260311160609.358-2-alireza.sanaee@huawei.com\nSigned-off-by: Peter Maydell <peter.maydell@linaro.org>\n---\n target/arm/tcg/cpu64.c | 10 ++++++++++\n 1 file changed, 10 insertions(+)", "diff": "diff --git a/target/arm/tcg/cpu64.c b/target/arm/tcg/cpu64.c\nindex 84857fb706..649d854a65 100644\n--- a/target/arm/tcg/cpu64.c\n+++ b/target/arm/tcg/cpu64.c\n@@ -1167,6 +1167,16 @@ void aarch64_max_tcg_initfn(Object *obj)\n uint64_t t;\n uint32_t u;\n \n+ SET_IDREG(isar, CLIDR, 0x8200123);\n+ /* 64KB L1 dcache */\n+ cpu->ccsidr[0] = make_ccsidr(CCSIDR_FORMAT_LEGACY, 4, 64, 64 * KiB, 7);\n+ /* 64KB L1 icache */\n+ cpu->ccsidr[1] = make_ccsidr(CCSIDR_FORMAT_LEGACY, 4, 64, 64 * KiB, 2);\n+ /* 1MB L2 unified cache */\n+ cpu->ccsidr[2] = make_ccsidr(CCSIDR_FORMAT_LEGACY, 8, 64, 1 * MiB, 7);\n+ /* 2MB L3 unified cache */\n+ cpu->ccsidr[4] = make_ccsidr(CCSIDR_FORMAT_LEGACY, 8, 64, 2 * MiB, 7);\n+\n /*\n * Unset ARM_FEATURE_BACKCOMPAT_CNTFRQ, which we would otherwise default\n * to because we started with aarch64_a57_initfn(). A 'max' CPU might\n", "prefixes": [ "PULL", "01/59" ] }