Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2227209/?format=api
{ "id": 2227209, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2227209/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260423100229.2941820-11-peter.maydell@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260423100229.2941820-11-peter.maydell@linaro.org>", "date": "2026-04-23T10:01:40", "name": "[PULL,10/59] include/tcg/tcg-op: extract memory operations to tcg-op-mem.h", "commit_ref": null, "pull_url": null, "state": "not-applicable", "archived": false, "hash": "c1b1dd5e6036f9fabb4d1d4acada93eb64651011", "submitter": { "id": 5111, "url": "http://patchwork.ozlabs.org/api/1.1/people/5111/?format=api", "name": "Peter Maydell", "email": "peter.maydell@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260423100229.2941820-11-peter.maydell@linaro.org/mbox/", "series": [ { "id": 501172, "url": "http://patchwork.ozlabs.org/api/1.1/series/501172/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501172", "date": "2026-04-23T10:01:35", "name": "[PULL,01/59] target/arm/tcg: increase cache level for cpu=max", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/501172/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2227209/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2227209/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=o4WHfDMh;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g1WvN5bFFz1y2d\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 23 Apr 2026 20:06:08 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wFqtY-0006MY-O5; Thu, 23 Apr 2026 06:02:52 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)\n id 1wFqtS-0006KW-ET\n for qemu-devel@nongnu.org; Thu, 23 Apr 2026 06:02:46 -0400", "from mail-wm1-x335.google.com ([2a00:1450:4864:20::335])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)\n id 1wFqtP-00020t-LD\n for qemu-devel@nongnu.org; Thu, 23 Apr 2026 06:02:46 -0400", "by mail-wm1-x335.google.com with SMTP id\n 5b1f17b1804b1-48984d29fe3so61715065e9.0\n for <qemu-devel@nongnu.org>; Thu, 23 Apr 2026 03:02:43 -0700 (PDT)", "from lanath.. (wildly.archaic.org.uk. [81.2.115.145])\n by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43fe4e4eec9sm49323930f8f.34.2026.04.23.03.02.40\n for <qemu-devel@nongnu.org>\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 23 Apr 2026 03:02:41 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776938562; x=1777543362; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:from:to:cc:subject:date:message-id\n :reply-to; bh=8DOkCaOsdmMKhwiPW8M5O1o3vF3/TFju0QCsu5MbO7Q=;\n b=o4WHfDMhE8D5Ux1VIuUdRD0e7FBKuLbJzQYRZTx41hGUiHxi1fQU+fd7J7y7i+iuJA\n GM/EJup5q5wSyLK2Ew8Bn3yZ8uVrahDUyldrcUdC0nj+bVV1Wvw9AwYmdWpcH+NSWRU4\n nhTiyFPxEL6f9E281DEaExpis7/zbKQjP01N116Ya0IiUXnlCeb8cJvg2+LJejemWeo3\n mkZt2jrzlsfQXl9jktGLoOT+ozMCywmAyONWRGIX8ZylGN4ZP3sqmuQnhIqfKzCqHVgI\n Kzj7QVPRWfIRGMft/Cidoygdc467fP0KRy1teQngrBIer5t6cijR1phCbersi+BKzQWd\n sUgw==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776938562; x=1777543362;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=8DOkCaOsdmMKhwiPW8M5O1o3vF3/TFju0QCsu5MbO7Q=;\n b=jUfaEVzuJh/fzR7JY/eGUc3LDmZhYFJMOdIbrUQP69wuP1fXjQwr9joDLCTzcm1lXL\n Xw/wsjyudq0Kfu+/lukk7JwgyIabHMIyiblOsF2wEuvzfIa+7iDECvPGsILHjYiYgjJ5\n fQdv7QOCfxZU2uvnow74WnDn4SoV0DZMLNlKB/5qiiUVTzBgae0AUHzDB4uzbnjO1QEe\n iNaKhoZxNyda/FRa1eXTj8nksBbXaGATts6ApF14JSq2LzmEVwSk1M8VVh+9cnE5Vgtd\n NoPTW0UUcY7C+ifhfBb3ohAOdtkwy8rgyoRV9mdXWl6zbCzQnE6iBJ89gUX6wNCk9p8V\n K3ow==", "X-Gm-Message-State": "AOJu0YxFxP5WGijqSGjt1BIWnogX4WiiHgCBlMS+zb9YdImObhBKtRxN\n dQc7rYHypRU328X1r+4+QslW/AR7YcL8wY4UstM1mkiKqCeeSF5MQdZlX2GBRp2hFOWFC/3iDDR\n N4D+d", "X-Gm-Gg": "AeBDievHJsGx3GPb9iBo0B1nFMNNFIFTP+fNdtIc7X7853rl0w4NPEQ8nMxir21JRYv\n w29f9z6buYTlSLN1L8cCqyklauGzO40t5L+2BeJae4KR2ozy3TEKUHXRx+E4Geog6J5wB6uhCun\n +9rk5w5zjupwIXlHzVmg9FlU39905SSiJ2enJDdYfJk7Pxwcy8l830lH/OL+/3b5TbTT+VI2bG2\n 4R2KL1Dy4pqECiDQLsbdf1aao/k0suVor6u81jvBRiaRp9U/147N4m2SE+8diEC1nvqfeYDgTBk\n aR6h1F0SVvZKNHO6CfMzPLnJvJ13fgi5pHG8GHEDdsajcYtVn/TSgVtWIznVitg7Q7yqHjw4HkI\n qQuMItkeva8hJYU0ALBhyIkn5Ab2w5CkQrcWGeIdKMs9dLrBu1UvSKsmvjuba3zFEbDH3sINBem\n T1XypbjqhJMDV3cAUHu4uGK1zB1nqeoRkOlkAuy4HVhNtzRuu/nCfJdfSU4YMrwRsOvAcnj7fpU\n wwayhiwhcArCKG6nbpBZnCw8t/YnE4ruaJyCRRAoQ==", "X-Received": "by 2002:a05:600c:3150:b0:488:9fb7:376d with SMTP id\n 5b1f17b1804b1-488fb792ce4mr380096015e9.28.1776938561947;\n Thu, 23 Apr 2026 03:02:41 -0700 (PDT)", "From": "Peter Maydell <peter.maydell@linaro.org>", "To": "qemu-devel@nongnu.org", "Subject": "[PULL 10/59] include/tcg/tcg-op: extract memory operations to\n tcg-op-mem.h", "Date": "Thu, 23 Apr 2026 11:01:40 +0100", "Message-ID": "<20260423100229.2941820-11-peter.maydell@linaro.org>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260423100229.2941820-1-peter.maydell@linaro.org>", "References": "<20260423100229.2941820-1-peter.maydell@linaro.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2a00:1450:4864:20::335;\n envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x335.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "From: Pierrick Bouvier <pierrick.bouvier@linaro.org>\n\nThis new header defines a new type for target virtual address,\nindependent from TCGv and is parameterized by a new define\nTCG_ADDRESS_BITS (name was suggested by Paolo instead of\nTARGET_ADDRESS_BITS).\n\nBy default, tcg-op.h include set this define to TARGET_LONG_BITS, but\nit's also possible to include only tcg-op-common.h and tcg-op-mem.h and\nset TCG_ADDRESS_BITS manually, which is what next commits will do.\n\nWe preserve existing MIT license when extracting this new header.\n\nImplemented from:\nhttps://lore.kernel.org/qemu-devel/a68321f0-3d54-4909-864c-9793cda05b2a@linaro.org/\n\nSuggested-by: Richard Henderson <richard.henderson@linaro.org>\nReviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>\nTested-by: Philippe Mathieu-Daudé <philmd@linaro.org>\nReviewed-by: Richard Henderson <richard.henderson@linaro.org>\nSigned-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>\nMessage-id: 20260407222208.271838-2-pierrick.bouvier@linaro.org\nSigned-off-by: Peter Maydell <peter.maydell@linaro.org>\n---\n include/tcg/tcg-op-mem.h | 126 +++++++++++++++++++++++++++++++++++++++\n include/tcg/tcg-op.h | 100 +------------------------------\n 2 files changed, 129 insertions(+), 97 deletions(-)\n create mode 100644 include/tcg/tcg-op-mem.h", "diff": "diff --git a/include/tcg/tcg-op-mem.h b/include/tcg/tcg-op-mem.h\nnew file mode 100644\nindex 0000000000..36931d1dd5\n--- /dev/null\n+++ b/include/tcg/tcg-op-mem.h\n@@ -0,0 +1,126 @@\n+/* SPDX-License-Identifier: MIT */\n+/*\n+ * Target dependent memory related functions.\n+ *\n+ * Copyright (c) 2008 Fabrice Bellard\n+ */\n+\n+#ifndef TCG_TCG_OP_MEM_H\n+#define TCG_TCG_OP_MEM_H\n+\n+#ifndef TCG_ADDRESS_BITS\n+#error TCG_ADDRESS_BITS must be defined\n+#endif\n+\n+#if TCG_ADDRESS_BITS == 32\n+typedef TCGv_i32 TCGv_va;\n+#define TCG_TYPE_VA TCG_TYPE_I32\n+#define tcgv_va_temp tcgv_i32_temp\n+#define tcgv_va_temp_new tcg_temp_new_i32\n+#elif TCG_ADDRESS_BITS == 64\n+typedef TCGv_i64 TCGv_va;\n+#define TCG_TYPE_VA TCG_TYPE_I64\n+#define tcgv_va_temp tcgv_i64_temp\n+#define tcgv_va_temp_new tcg_temp_new_i64\n+#else\n+#error\n+#endif\n+\n+static inline void\n+tcg_gen_qemu_ld_i32(TCGv_i32 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_ld_i32_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_st_i32(TCGv_i32 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_st_i32_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_ld_i64(TCGv_i64 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_ld_i64_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_st_i64(TCGv_i64 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_st_i64_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_ld_i128(TCGv_i128 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_ld_i128_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+static inline void\n+tcg_gen_qemu_st_i128(TCGv_i128 v, TCGv_va a, TCGArg i, MemOp m)\n+{\n+ tcg_gen_qemu_st_i128_chk(v, tcgv_va_temp(a), i, m, TCG_TYPE_VA);\n+}\n+\n+#define DEF_ATOMIC2(N, S) \\\n+ static inline void N##_##S(TCGv_##S r, TCGv_va a, TCGv_##S v, \\\n+ TCGArg i, MemOp m) \\\n+ { N##_##S##_chk(r, tcgv_va_temp(a), v, i, m, TCG_TYPE_VA); }\n+\n+#define DEF_ATOMIC3(N, S) \\\n+ static inline void N##_##S(TCGv_##S r, TCGv_va a, TCGv_##S o, \\\n+ TCGv_##S n, TCGArg i, MemOp m) \\\n+ { N##_##S##_chk(r, tcgv_va_temp(a), o, n, i, m, TCG_TYPE_VA); }\n+\n+DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i32)\n+DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i64)\n+DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i128)\n+\n+DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i32)\n+DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i64)\n+DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i128)\n+\n+DEF_ATOMIC2(tcg_gen_atomic_xchg, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_xchg, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_xchg, i128)\n+\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_add, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_add, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i128)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i128)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_xor, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_xor, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_smin, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_smin, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_umin, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_umin, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_smax, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_smax, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_umax, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_fetch_umax, i64)\n+\n+DEF_ATOMIC2(tcg_gen_atomic_add_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_add_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_and_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_and_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_or_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_or_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_xor_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_xor_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_smin_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_smin_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_umin_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_umin_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_smax_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_smax_fetch, i64)\n+DEF_ATOMIC2(tcg_gen_atomic_umax_fetch, i32)\n+DEF_ATOMIC2(tcg_gen_atomic_umax_fetch, i64)\n+\n+#undef DEF_ATOMIC2\n+#undef DEF_ATOMIC3\n+\n+#endif /* TCG_TCG_OP_MEM_H */\ndiff --git a/include/tcg/tcg-op.h b/include/tcg/tcg-op.h\nindex 7024be938e..96a5af1a29 100644\n--- a/include/tcg/tcg-op.h\n+++ b/include/tcg/tcg-op.h\n@@ -16,6 +16,9 @@\n #error must include QEMU headers\n #endif\n \n+#define TCG_ADDRESS_BITS TARGET_LONG_BITS\n+#include \"tcg/tcg-op-mem.h\"\n+\n #if TARGET_LONG_BITS == 32\n # define TCG_TYPE_TL TCG_TYPE_I32\n #elif TARGET_LONG_BITS == 64\n@@ -46,103 +49,6 @@ typedef TCGv_i64 TCGv;\n #error Unhandled TARGET_LONG_BITS value\n #endif\n \n-static inline void\n-tcg_gen_qemu_ld_i32(TCGv_i32 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_ld_i32_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_st_i32(TCGv_i32 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_st_i32_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_ld_i64(TCGv_i64 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_ld_i64_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_st_i64(TCGv_i64 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_st_i64_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_ld_i128(TCGv_i128 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_ld_i128_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-static inline void\n-tcg_gen_qemu_st_i128(TCGv_i128 v, TCGv a, TCGArg i, MemOp m)\n-{\n- tcg_gen_qemu_st_i128_chk(v, tcgv_tl_temp(a), i, m, TCG_TYPE_TL);\n-}\n-\n-#define DEF_ATOMIC2(N, S) \\\n- static inline void N##_##S(TCGv_##S r, TCGv a, TCGv_##S v, \\\n- TCGArg i, MemOp m) \\\n- { N##_##S##_chk(r, tcgv_tl_temp(a), v, i, m, TCG_TYPE_TL); }\n-\n-#define DEF_ATOMIC3(N, S) \\\n- static inline void N##_##S(TCGv_##S r, TCGv a, TCGv_##S o, \\\n- TCGv_##S n, TCGArg i, MemOp m) \\\n- { N##_##S##_chk(r, tcgv_tl_temp(a), o, n, i, m, TCG_TYPE_TL); }\n-\n-DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i32)\n-DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i64)\n-DEF_ATOMIC3(tcg_gen_atomic_cmpxchg, i128)\n-\n-DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i32)\n-DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i64)\n-DEF_ATOMIC3(tcg_gen_nonatomic_cmpxchg, i128)\n-\n-DEF_ATOMIC2(tcg_gen_atomic_xchg, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_xchg, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_xchg, i128)\n-\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_add, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_add, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_and, i128)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_or, i128)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_xor, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_xor, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_smin, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_smin, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_umin, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_umin, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_smax, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_smax, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_umax, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_fetch_umax, i64)\n-\n-DEF_ATOMIC2(tcg_gen_atomic_add_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_add_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_and_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_and_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_or_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_or_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_xor_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_xor_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_smin_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_smin_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_umin_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_umin_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_smax_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_smax_fetch, i64)\n-DEF_ATOMIC2(tcg_gen_atomic_umax_fetch, i32)\n-DEF_ATOMIC2(tcg_gen_atomic_umax_fetch, i64)\n-\n-#undef DEF_ATOMIC2\n-#undef DEF_ATOMIC3\n-\n #if TARGET_LONG_BITS == 64\n #define tcg_gen_movi_tl tcg_gen_movi_i64\n #define tcg_gen_mov_tl tcg_gen_mov_i64\n", "prefixes": [ "PULL", "10/59" ] }