get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/1.1/patches/2225148/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2225148,
    "url": "http://patchwork.ozlabs.org/api/1.1/patches/2225148/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260420123135.350446-3-ajay.nandam@oss.qualcomm.com/",
    "project": {
        "id": 42,
        "url": "http://patchwork.ozlabs.org/api/1.1/projects/42/?format=api",
        "name": "Linux GPIO development",
        "link_name": "linux-gpio",
        "list_id": "linux-gpio.vger.kernel.org",
        "list_email": "linux-gpio@vger.kernel.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": ""
    },
    "msgid": "<20260420123135.350446-3-ajay.nandam@oss.qualcomm.com>",
    "date": "2026-04-20T12:31:34",
    "name": "[v2,2/3] pinctrl: qcom: lpass-lpi: Enable runtime PM hooks on remaining SoCs",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "16494ce63e7d167ea73f30041ac67ac3dcd802d0",
    "submitter": {
        "id": 93131,
        "url": "http://patchwork.ozlabs.org/api/1.1/people/93131/?format=api",
        "name": "Ajay Kumar Nandam",
        "email": "ajay.nandam@oss.qualcomm.com"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260420123135.350446-3-ajay.nandam@oss.qualcomm.com/mbox/",
    "series": [
        {
            "id": 500603,
            "url": "http://patchwork.ozlabs.org/api/1.1/series/500603/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=500603",
            "date": "2026-04-20T12:31:33",
            "name": "pinctrl: qcom: lpass-lpi: Switch to PM clock framework",
            "version": 2,
            "mbox": "http://patchwork.ozlabs.org/series/500603/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2225148/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2225148/checks/",
    "tags": {},
    "headers": {
        "Return-Path": "\n <linux-gpio+bounces-35259-incoming=patchwork.ozlabs.org@vger.kernel.org>",
        "X-Original-To": [
            "incoming@patchwork.ozlabs.org",
            "linux-gpio@vger.kernel.org"
        ],
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=IlyrpvaT;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=JCzBr3jI;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35259-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)",
            "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"IlyrpvaT\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"JCzBr3jI\"",
            "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.180.131",
            "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com",
            "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com"
        ],
        "Received": [
            "from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fzlNg60gZz1yGs\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 20 Apr 2026 22:36:51 +1000 (AEST)",
            "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id 37CB33021FF9\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 20 Apr 2026 12:32:25 +0000 (UTC)",
            "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 277C53A8F7;\n\tMon, 20 Apr 2026 12:32:01 +0000 (UTC)",
            "from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 7853039FCDF\n\tfor <linux-gpio@vger.kernel.org>; Mon, 20 Apr 2026 12:31:59 +0000 (UTC)",
            "from pps.filterd (m0279871.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63K91RJF2281683\n\tfor <linux-gpio@vger.kernel.org>; Mon, 20 Apr 2026 12:31:58 GMT",
            "from mail-yw1-f198.google.com (mail-yw1-f198.google.com\n [209.85.128.198])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dnh598ptb-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Mon, 20 Apr 2026 12:31:58 +0000 (GMT)",
            "by mail-yw1-f198.google.com with SMTP id\n 00721157ae682-79878791ec6so60694097b3.3\n        for <linux-gpio@vger.kernel.org>;\n Mon, 20 Apr 2026 05:31:58 -0700 (PDT)",
            "from hu-nandam-hyd.qualcomm.com ([202.46.22.19])\n        by smtp.gmail.com with ESMTPSA id\n 00721157ae682-7b9ee8be8e4sm44014267b3.14.2026.04.20.05.31.53\n        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n        Mon, 20 Apr 2026 05:31:56 -0700 (PDT)"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776688320; cv=none;\n b=DDqj8pVeWydpPRmIZWlojvL1Uzd/3T/Q8R7I4OyNHXvHMybkqXAfYDFNl2L2LSbatmD7FCTygjbUU9Z0qkGxYgsadN/1STzZJggZmEikqQxIQu7A35wy7/SqihWxXtmWJ60bCv0JO1d0kKKluNU0fRXOfine0fW1qXGeYj20nZM=",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776688320; c=relaxed/simple;\n\tbh=6f3IpDFEVSvlAI3TZLLrLLPk4t6G7ajFECiGdRI1Y80=;\n\th=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:\n\t MIME-Version;\n b=C3iRbDq7+KIKFCwAdWhBTUu26Oyx68m0suF9/tYBbnWwWaVjqwlJbK1JcUKii5CUgDMx5Yol1HCs0xdtdqh1BA+NXYhjP1Ddh9hfBy8FevdlANY23QupEZRFnUM/T2uKE+Tjb59qxu0A26ljqAy7+vsNy1egQwouA/poc/lGGwc=",
        "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=IlyrpvaT;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=JCzBr3jI; arc=none smtp.client-ip=205.220.180.131",
        "DKIM-Signature": [
            "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:date:from:in-reply-to:message-id\n\t:mime-version:references:subject:to; s=qcppdkim1; bh=0ku/M9yomju\n\tipZxzTUJYUaxo42NUSLKIHXheMPFr2hw=; b=IlyrpvaTWPPDRX4SCujBY0YHiMt\n\tCb1AjJM0eWub6+G0UAFmpQPDbdKn+1cxkYpMp8nC2JyBrHn+z6YFuLchpf5d0qG8\n\tB9C41UQCPbIAr8UBkn5nl29EGAxGonOgbMIUYi7WGDyp51FxlQ9zzOk+HLHdobPa\n\tXFVW8YW8EHtJY0BYLtmbkD6jtoTL5yeyUWLbzdR7ocME/v0Ox+iNEHKPxVanaz3n\n\tHg28oSlYW2kfg7AFPQncnwri393ib/OMfSULzqBd5z1nJu+auKnNldHFBuRNAH1o\n\tmlu8rs+syaYTnq86pXicQeZ9Ubr8bxBi+k5ulng9aIMJhrxehI0IrpKwPdA==",
            "v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=oss.qualcomm.com; s=google; t=1776688318; x=1777293118;\n darn=vger.kernel.org;\n        h=content-transfer-encoding:mime-version:references:in-reply-to\n         :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n         :message-id:reply-to;\n        bh=0ku/M9yomjuipZxzTUJYUaxo42NUSLKIHXheMPFr2hw=;\n        b=JCzBr3jI2re7tWbd+CGU8E7wBGgT7m2fnbx+C1LBrWZwAYQ7NQNWYmLY3luwHwviLc\n         8pW+LfketHlKdlAcBUeORcF884koLmCfHdNaO6zXD6tox505ygOXWtfiYz4amJP4ZXFf\n         BmjqD+ENYloL3MF/OmjvaP9ElTOAjNnLbYLWpQh67VYCJSK7+KQu05VBNGrlvgZF4oz7\n         Oxl7NJX5ZkLW67RyadD4fIhqfx8eblbl21/O6ZxT0xSLjP4VPGqNlW5oGZf4/lg2oz/C\n         Pneyw1t6wpmphurNUfaC1o3HjXcvhtuzs/SQjb2qMd+rzmMI03ARyINfBB2HSGruo4Z2\n         0iSQ=="
        ],
        "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=1e100.net; s=20251104; t=1776688318; x=1777293118;\n        h=content-transfer-encoding:mime-version:references:in-reply-to\n         :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n         :to:cc:subject:date:message-id:reply-to;\n        bh=0ku/M9yomjuipZxzTUJYUaxo42NUSLKIHXheMPFr2hw=;\n        b=KNaFDVCmVpoFdYwjIiQsd0SgrRRq7cJoF2Fzh2jnn7kWDvniWAl7ROhn1Z8XH8YtdS\n         5qCBOrNGjWnP2cWvdC+eWUApDYis7hc2xZHeaCNy31h34R/ktRtX7TNXHk3fCtjypM1h\n         0gJj24gXKPgfEavNs9yj8iqcCcRyXISRqJeUTekLd33oH+v7cKdKu4TENI+upJV25XNh\n         BNZ+Cu9kUQqyQqzTMq4Giba8llFtu+X1doLWrEasj+yNFAcAMJuCSRu+nSADGtSQkTI3\n         M6wxo/Kmlpf01Ob5mEFkRn7GQ9S2+BM8jautPNHHeinEBS6lrhQtge+JAsFCVnP0+U1H\n         7p6A==",
        "X-Forwarded-Encrypted": "i=1;\n AFNElJ+8rKIcULKVdocNNJIzVCqaGHt+QAc9GZDHahDFbPAYE0A1IyviPJes6efzKogTAH5wY2L9aG0oqv+a@vger.kernel.org",
        "X-Gm-Message-State": "AOJu0YzqD/XNVqe47JBRDTlHWAJJeijEdrIUSm6NSk7/JsUjq4aZaHvM\n\trdIM8DAOxEOV3W8hzDCaJM1exjLH1RQ0MU/cJfGaNYJ/ZNp2T8CMeluyS04EpVTPcRe9FYYpxEx\n\tpwyu/+r+NGcyh7m+avoRPeCZ1KQmXQCBaxZHEMmdo2Je44gFJVGUCbWT7xf12I7+u",
        "X-Gm-Gg": "AeBDievG+GsK1kK4jvuFbMo+gG7T8WHAi3Lp/E3v3wpPDD7ORE2KfBl7FpY4nEenaun\n\t4MSUgAKyp+p10lS3zH94zuoC2ik4UufeE/2ePRKqRIt8hCl3yns0cj5mcaV70YXryFSM+vK/8VA\n\t8PFgQuHhUGwRoaAT3SM1ZJYowwXsZpcs0XVwC6DlXhUu6SYCcYNZEQ7DWgUdq2vnUcZhqcQ/2Z0\n\tMg1T6c7Z4y6+lxuNartW2myFbvIHhgIxvSzBh9Y6akIk4fayDXhrvxjszg4o+baj5+h9EVN2h+4\n\tbUREbx8LbE22iMEGWxnpaNEgROAtlMtNDMq16Gjd6mO061BaDgZXHz4xml3wrZaH7cMfheKEafD\n\txrWY1jDDII8W0qhOAVDvPu0L4CgmUGH96K6Gav/G0JlBTo0aGRJID9FgyRjnx",
        "X-Received": [
            "by 2002:a05:690c:6e83:b0:7b8:f152:7526 with SMTP id\n 00721157ae682-7b9ecffb58fmr127722777b3.42.1776688317541;\n        Mon, 20 Apr 2026 05:31:57 -0700 (PDT)",
            "by 2002:a05:690c:6e83:b0:7b8:f152:7526 with SMTP id\n 00721157ae682-7b9ecffb58fmr127722487b3.42.1776688316964;\n        Mon, 20 Apr 2026 05:31:56 -0700 (PDT)"
        ],
        "From": "Ajay Kumar Nandam <ajay.nandam@oss.qualcomm.com>",
        "To": "Bjorn Andersson <andersson@kernel.org>, Linus Walleij <linusw@kernel.org>",
        "Cc": "linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,\n        linux-kernel@vger.kernel.org, mohammad.rafi.shaik@oss.qualcomm.com,\n        ajay.nandam@oss.qualcomm.com",
        "Subject": "[PATCH v2 2/3] pinctrl: qcom: lpass-lpi: Enable runtime PM hooks on\n remaining SoCs",
        "Date": "Mon, 20 Apr 2026 18:01:34 +0530",
        "Message-Id": "<20260420123135.350446-3-ajay.nandam@oss.qualcomm.com>",
        "X-Mailer": "git-send-email 2.34.1",
        "In-Reply-To": "<20260420123135.350446-1-ajay.nandam@oss.qualcomm.com>",
        "References": "<20260420123135.350446-1-ajay.nandam@oss.qualcomm.com>",
        "Precedence": "bulk",
        "X-Mailing-List": "linux-gpio@vger.kernel.org",
        "List-Id": "<linux-gpio.vger.kernel.org>",
        "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>",
        "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "X-Proofpoint-ORIG-GUID": "3O2Gf_Oe74bsJEPj6va1P9YQLG3IsvzP",
        "X-Proofpoint-GUID": "3O2Gf_Oe74bsJEPj6va1P9YQLG3IsvzP",
        "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDIwMDEyMyBTYWx0ZWRfX7kkKZyVTbZZo\n ZBPtmJ/zotCtzhRoKGHuWq+7PNd5oOGcBYvHvwpni74RWRCd2eiRqxjRaYD1piMa4qogWnkd237\n Mi+v/LZuMWfQTnNfeiB3nr8KvNEe8ZaEZ/ay9+Sj9nRTpVza05rS5DHkuvEscD01ZX9N2WDatcg\n vkYjrgFLGXkFtZiW89QZLdO1DPwtm5IPDM5Q33FrD28Ov1uuUQYrfdeG+I/BpuGn4O166ZHFkJV\n 2WGxVTkNchOUc3M+zUR1iXxS6erSuZTedwW2WexwsKVj0LmfQViIEeLknzXLEAd+BNpD4JvvvLZ\n /IIuLKhNC1kkIKJM/tL/esKd8Gz21h/cjNFkvWTKiwLr88TWLnXKhcW465sZz4fD1ULtqwwONnh\n /FFfhXFjhK5Cc457yWC1KBWkSb30m26bLu2IY/F5/RpOO4hDg4DLpobjUuuT5ERl10o0FUWnwG0\n nSAIT51a2OSh3vI9+IA==",
        "X-Authority-Analysis": "v=2.4 cv=HNrz0Itv c=1 sm=1 tr=0 ts=69e61cbe cx=c_pps\n a=g1v0Z557R90hA0UpD/5Yag==:117 a=fChuTYTh2wq5r3m49p7fHw==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8\n a=0a-YJ0PiB8yxhyyw-9wA:9 a=MFSWADHSvvjO3QEy5MdX:22",
        "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-20_02,2026-04-17_04,2025-10-01_01",
        "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n priorityscore=1501 suspectscore=0 adultscore=0 spamscore=0 phishscore=0\n impostorscore=0 malwarescore=0 bulkscore=0 lowpriorityscore=0 clxscore=1015\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604070000 definitions=main-2604200123"
    },
    "content": "The LPASS LPI core was switched to the PM clock framework and runtime PM,\nbut only the sc7280 variant driver wired runtime PM callbacks.\n\nHook up runtime PM callbacks for the remaining LPASS LPI variant\ndrivers so all SoCs using the common core get consistent pm_clk based\nclock handling:\n  - sc8280xp\n  - sm4250\n  - sm6115\n  - sm8250\n  - sm8450\n  - sm8550\n  - sm8650\n\nThis is a mechanical per-variant driver update that relies on the\nsame generic PM clock flow (of_pm_clk_add_clks() + pm_clk_suspend/\npm_clk_resume()) and DT-provided clocks.\n\nRuntime behavior was validated on Kodiak (sc7280).\n\nSigned-off-by: Ajay Kumar Nandam <ajay.nandam@oss.qualcomm.com>\n---\n drivers/pinctrl/qcom/pinctrl-sc8280xp-lpass-lpi.c | 11 +++++++++--\n drivers/pinctrl/qcom/pinctrl-sm4250-lpass-lpi.c   |  7 +++++++\n drivers/pinctrl/qcom/pinctrl-sm6115-lpass-lpi.c   |  7 +++++++\n drivers/pinctrl/qcom/pinctrl-sm8250-lpass-lpi.c   | 11 +++++++++--\n drivers/pinctrl/qcom/pinctrl-sm8450-lpass-lpi.c   | 11 +++++++++--\n drivers/pinctrl/qcom/pinctrl-sm8550-lpass-lpi.c   | 11 +++++++++--\n drivers/pinctrl/qcom/pinctrl-sm8650-lpass-lpi.c   | 11 +++++++++--\n 7 files changed, 59 insertions(+), 10 deletions(-)",
    "diff": "diff --git a/drivers/pinctrl/qcom/pinctrl-sc8280xp-lpass-lpi.c b/drivers/pinctrl/qcom/pinctrl-sc8280xp-lpass-lpi.c\nindex 0e839b6aaaf4..1a61316c8c47 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sc8280xp-lpass-lpi.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sc8280xp-lpass-lpi.c\n@@ -6,6 +6,8 @@\n #include <linux/gpio/driver.h>\n #include <linux/module.h>\n #include <linux/platform_device.h>\n+#include <linux/pm_clock.h>\n+#include <linux/pm_runtime.h>\n \n #include \"pinctrl-lpass-lpi.h\"\n \n@@ -173,10 +175,15 @@ static const struct of_device_id lpi_pinctrl_of_match[] = {\n };\n MODULE_DEVICE_TABLE(of, lpi_pinctrl_of_match);\n \n+static const struct dev_pm_ops lpi_pinctrl_pm_ops = {\n+\tRUNTIME_PM_OPS(pm_clk_suspend, pm_clk_resume, NULL)\n+};\n+\n static struct platform_driver lpi_pinctrl_driver = {\n \t.driver = {\n-\t\t   .name = \"qcom-sc8280xp-lpass-lpi-pinctrl\",\n-\t\t   .of_match_table = lpi_pinctrl_of_match,\n+\t\t\t   .name = \"qcom-sc8280xp-lpass-lpi-pinctrl\",\n+\t\t\t   .of_match_table = lpi_pinctrl_of_match,\n+\t\t\t   .pm = pm_ptr(&lpi_pinctrl_pm_ops),\n \t},\n \t.probe = lpi_pinctrl_probe,\n \t.remove = lpi_pinctrl_remove,\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm4250-lpass-lpi.c b/drivers/pinctrl/qcom/pinctrl-sm4250-lpass-lpi.c\nindex c0e178be9cfc..75bafa62426a 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm4250-lpass-lpi.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm4250-lpass-lpi.c\n@@ -7,6 +7,8 @@\n #include <linux/gpio/driver.h>\n #include <linux/module.h>\n #include <linux/platform_device.h>\n+#include <linux/pm_clock.h>\n+#include <linux/pm_runtime.h>\n \n #include \"pinctrl-lpass-lpi.h\"\n \n@@ -221,10 +223,15 @@ static const struct of_device_id lpi_pinctrl_of_match[] = {\n };\n MODULE_DEVICE_TABLE(of, lpi_pinctrl_of_match);\n \n+static const struct dev_pm_ops lpi_pinctrl_pm_ops = {\n+\tRUNTIME_PM_OPS(pm_clk_suspend, pm_clk_resume, NULL)\n+};\n+\n static struct platform_driver lpi_pinctrl_driver = {\n \t.driver = {\n \t\t.name = \"qcom-sm4250-lpass-lpi-pinctrl\",\n \t\t.of_match_table = lpi_pinctrl_of_match,\n+\t\t.pm = pm_ptr(&lpi_pinctrl_pm_ops),\n \t},\n \t.probe = lpi_pinctrl_probe,\n \t.remove = lpi_pinctrl_remove,\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm6115-lpass-lpi.c b/drivers/pinctrl/qcom/pinctrl-sm6115-lpass-lpi.c\nindex b7d9186861a2..05435ea6e17a 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm6115-lpass-lpi.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm6115-lpass-lpi.c\n@@ -7,6 +7,8 @@\n #include <linux/gpio/driver.h>\n #include <linux/module.h>\n #include <linux/platform_device.h>\n+#include <linux/pm_clock.h>\n+#include <linux/pm_runtime.h>\n \n #include \"pinctrl-lpass-lpi.h\"\n \n@@ -141,10 +143,15 @@ static const struct of_device_id lpi_pinctrl_of_match[] = {\n };\n MODULE_DEVICE_TABLE(of, lpi_pinctrl_of_match);\n \n+static const struct dev_pm_ops lpi_pinctrl_pm_ops = {\n+\tRUNTIME_PM_OPS(pm_clk_suspend, pm_clk_resume, NULL)\n+};\n+\n static struct platform_driver lpi_pinctrl_driver = {\n \t.driver = {\n \t\t.name = \"qcom-sm6115-lpass-lpi-pinctrl\",\n \t\t.of_match_table = lpi_pinctrl_of_match,\n+\t\t.pm = pm_ptr(&lpi_pinctrl_pm_ops),\n \t},\n \t.probe = lpi_pinctrl_probe,\n \t.remove = lpi_pinctrl_remove,\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm8250-lpass-lpi.c b/drivers/pinctrl/qcom/pinctrl-sm8250-lpass-lpi.c\nindex c27452eece3e..656f22da7dde 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm8250-lpass-lpi.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm8250-lpass-lpi.c\n@@ -7,6 +7,8 @@\n #include <linux/gpio/driver.h>\n #include <linux/module.h>\n #include <linux/platform_device.h>\n+#include <linux/pm_clock.h>\n+#include <linux/pm_runtime.h>\n \n #include \"pinctrl-lpass-lpi.h\"\n \n@@ -134,10 +136,15 @@ static const struct of_device_id lpi_pinctrl_of_match[] = {\n };\n MODULE_DEVICE_TABLE(of, lpi_pinctrl_of_match);\n \n+static const struct dev_pm_ops lpi_pinctrl_pm_ops = {\n+\tRUNTIME_PM_OPS(pm_clk_suspend, pm_clk_resume, NULL)\n+};\n+\n static struct platform_driver lpi_pinctrl_driver = {\n \t.driver = {\n-\t\t   .name = \"qcom-sm8250-lpass-lpi-pinctrl\",\n-\t\t   .of_match_table = lpi_pinctrl_of_match,\n+\t\t\t   .name = \"qcom-sm8250-lpass-lpi-pinctrl\",\n+\t\t\t   .of_match_table = lpi_pinctrl_of_match,\n+\t\t\t   .pm = pm_ptr(&lpi_pinctrl_pm_ops),\n \t},\n \t.probe = lpi_pinctrl_probe,\n \t.remove = lpi_pinctrl_remove,\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm8450-lpass-lpi.c b/drivers/pinctrl/qcom/pinctrl-sm8450-lpass-lpi.c\nindex 439f6541622e..a79f99ec6df9 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm8450-lpass-lpi.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm8450-lpass-lpi.c\n@@ -6,6 +6,8 @@\n #include <linux/gpio/driver.h>\n #include <linux/module.h>\n #include <linux/platform_device.h>\n+#include <linux/pm_clock.h>\n+#include <linux/pm_runtime.h>\n \n #include \"pinctrl-lpass-lpi.h\"\n \n@@ -202,10 +204,15 @@ static const struct of_device_id lpi_pinctrl_of_match[] = {\n };\n MODULE_DEVICE_TABLE(of, lpi_pinctrl_of_match);\n \n+static const struct dev_pm_ops lpi_pinctrl_pm_ops = {\n+\tRUNTIME_PM_OPS(pm_clk_suspend, pm_clk_resume, NULL)\n+};\n+\n static struct platform_driver lpi_pinctrl_driver = {\n \t.driver = {\n-\t\t   .name = \"qcom-sm8450-lpass-lpi-pinctrl\",\n-\t\t   .of_match_table = lpi_pinctrl_of_match,\n+\t\t\t   .name = \"qcom-sm8450-lpass-lpi-pinctrl\",\n+\t\t\t   .of_match_table = lpi_pinctrl_of_match,\n+\t\t\t   .pm = pm_ptr(&lpi_pinctrl_pm_ops),\n \t},\n \t.probe = lpi_pinctrl_probe,\n \t.remove = lpi_pinctrl_remove,\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm8550-lpass-lpi.c b/drivers/pinctrl/qcom/pinctrl-sm8550-lpass-lpi.c\nindex 73065919c8c2..9037ef0020da 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm8550-lpass-lpi.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm8550-lpass-lpi.c\n@@ -6,6 +6,8 @@\n #include <linux/gpio/driver.h>\n #include <linux/module.h>\n #include <linux/platform_device.h>\n+#include <linux/pm_clock.h>\n+#include <linux/pm_runtime.h>\n \n #include \"pinctrl-lpass-lpi.h\"\n \n@@ -210,10 +212,15 @@ static const struct of_device_id lpi_pinctrl_of_match[] = {\n };\n MODULE_DEVICE_TABLE(of, lpi_pinctrl_of_match);\n \n+static const struct dev_pm_ops lpi_pinctrl_pm_ops = {\n+\tRUNTIME_PM_OPS(pm_clk_suspend, pm_clk_resume, NULL)\n+};\n+\n static struct platform_driver lpi_pinctrl_driver = {\n \t.driver = {\n-\t\t   .name = \"qcom-sm8550-lpass-lpi-pinctrl\",\n-\t\t   .of_match_table = lpi_pinctrl_of_match,\n+\t\t\t   .name = \"qcom-sm8550-lpass-lpi-pinctrl\",\n+\t\t\t   .of_match_table = lpi_pinctrl_of_match,\n+\t\t\t   .pm = pm_ptr(&lpi_pinctrl_pm_ops),\n \t},\n \t.probe = lpi_pinctrl_probe,\n \t.remove = lpi_pinctrl_remove,\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sm8650-lpass-lpi.c b/drivers/pinctrl/qcom/pinctrl-sm8650-lpass-lpi.c\nindex f9fcedf5a65d..513ddc99dd37 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sm8650-lpass-lpi.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sm8650-lpass-lpi.c\n@@ -6,6 +6,8 @@\n #include <linux/gpio/driver.h>\n #include <linux/module.h>\n #include <linux/platform_device.h>\n+#include <linux/pm_clock.h>\n+#include <linux/pm_runtime.h>\n \n #include \"pinctrl-lpass-lpi.h\"\n \n@@ -217,10 +219,15 @@ static const struct of_device_id lpi_pinctrl_of_match[] = {\n };\n MODULE_DEVICE_TABLE(of, lpi_pinctrl_of_match);\n \n+static const struct dev_pm_ops lpi_pinctrl_pm_ops = {\n+\tRUNTIME_PM_OPS(pm_clk_suspend, pm_clk_resume, NULL)\n+};\n+\n static struct platform_driver lpi_pinctrl_driver = {\n \t.driver = {\n-\t\t   .name = \"qcom-sm8650-lpass-lpi-pinctrl\",\n-\t\t   .of_match_table = lpi_pinctrl_of_match,\n+\t\t\t   .name = \"qcom-sm8650-lpass-lpi-pinctrl\",\n+\t\t\t   .of_match_table = lpi_pinctrl_of_match,\n+\t\t\t   .pm = pm_ptr(&lpi_pinctrl_pm_ops),\n \t},\n \t.probe = lpi_pinctrl_probe,\n \t.remove = lpi_pinctrl_remove,\n",
    "prefixes": [
        "v2",
        "2/3"
    ]
}