Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2225146/?format=api
{ "id": 2225146, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2225146/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260420123135.350446-2-ajay.nandam@oss.qualcomm.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/1.1/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260420123135.350446-2-ajay.nandam@oss.qualcomm.com>", "date": "2026-04-20T12:31:33", "name": "[v2,1/3] pinctrl: qcom: lpass-lpi: Switch to PM clock framework for runtime PM", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "a47a6db6e2a9624b262342e4faab567bb82360df", "submitter": { "id": 93131, "url": "http://patchwork.ozlabs.org/api/1.1/people/93131/?format=api", "name": "Ajay Kumar Nandam", "email": "ajay.nandam@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20260420123135.350446-2-ajay.nandam@oss.qualcomm.com/mbox/", "series": [ { "id": 500603, "url": "http://patchwork.ozlabs.org/api/1.1/series/500603/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=500603", "date": "2026-04-20T12:31:33", "name": "pinctrl: qcom: lpass-lpi: Switch to PM clock framework", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/500603/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2225146/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2225146/checks/", "tags": {}, "headers": { "Return-Path": "\n <linux-gpio+bounces-35258-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=O8Ciu6DX;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=MA7LdkXD;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c09:e001:a7::12fc:5321; helo=sto.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35258-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"O8Ciu6DX\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"MA7LdkXD\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.168.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com" ], "Received": [ "from sto.lore.kernel.org (sto.lore.kernel.org\n [IPv6:2600:3c09:e001:a7::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fzlJP5ZCwz1yCv\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 20 Apr 2026 22:33:09 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id 434B63025709\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 20 Apr 2026 12:32:11 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 967BD39FCD6;\n\tMon, 20 Apr 2026 12:31:57 +0000 (UTC)", "from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com\n [205.220.168.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id BFD2E39FCAB\n\tfor <linux-gpio@vger.kernel.org>; Mon, 20 Apr 2026 12:31:55 +0000 (UTC)", "from pps.filterd (m0279866.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63K9J7E0785636\n\tfor <linux-gpio@vger.kernel.org>; Mon, 20 Apr 2026 12:31:55 GMT", "from mail-yw1-f198.google.com (mail-yw1-f198.google.com\n [209.85.128.198])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dnhdhgmf9-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-gpio@vger.kernel.org>; Mon, 20 Apr 2026 12:31:54 +0000 (GMT)", "by mail-yw1-f198.google.com with SMTP id\n 00721157ae682-79895ffb315so58468457b3.2\n for <linux-gpio@vger.kernel.org>;\n Mon, 20 Apr 2026 05:31:54 -0700 (PDT)", "from hu-nandam-hyd.qualcomm.com ([202.46.22.19])\n by smtp.gmail.com with ESMTPSA id\n 00721157ae682-7b9ee8be8e4sm44014267b3.14.2026.04.20.05.31.50\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 05:31:53 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776688317; cv=none;\n b=GF6Bhv62bFwpCOF+KL0+cFU05FVc4F+1FhYinhLw/qkhNZO+vHAWbX3YTHIvxlGmPaEyx7ykYfgHHbjGhfPDF/da21Ib5swGt6bfhtDKpxRf6lZ/mBpezYs5+CV8qgswxou9n+Juf4efmkmUHrDVU5ddOzWfcLAmdAMaXU8fwOc=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776688317; c=relaxed/simple;\n\tbh=D33RLHcnu03tDPMHvddUZq9xsNyemrdy+2wpzgXVACI=;\n\th=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:\n\t MIME-Version;\n b=XBQoduwCRKu0lZqcNEgIwAZLkKtzLF64rpA2TnRp/MHaHuegLl7YaX1kDR9K5TIvXyFI2p7zJ5XFV+GPR2Ooss9SIABVzpxM51O5ipqlmuq08C+hxMSxQuhfYMbje8taSV+vEqtSrwtDj+V+FtScvrVVU1ECbw0Q41lS2q9mnBs=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=O8Ciu6DX;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=MA7LdkXD; arc=none smtp.client-ip=205.220.168.131", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:date:from:in-reply-to:message-id\n\t:mime-version:references:subject:to; s=qcppdkim1; bh=BuyqIDl4EgS\n\t9NX7o0yRwJQQxQlytyU2BJsEt6TVPCdg=; b=O8Ciu6DX1kcaRiRMge4fBMKzE49\n\tAuile1H9cCt7FB3BwaA+pcMKYKqIrJiiF4KB0p1VYSYN4RwwKc9irressz5XaNhf\n\tEssPWOHqHTHuHZRrJyhoUAAbX5ak+7/qIDm0K9RrrdScRwuOd35KLIPNXnABKReX\n\t/9AG04doQeZ+mEGxuXCpGjM3ZplKg9Nf4KoirxhXo1dskDHyBGmMVjG/D8m96Qog\n\tG/7ucVraYAKZwQlsddfV94veIMlBYP/xoko8v8MAlTFTJUwJlkPiyH1cal4Bp/Fn\n\tdZF+V3ZBPsobBJS30gOxLESMdAZVti8XoIokvJq/kd07k+mjjzAMfy3fy9g==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1776688314; x=1777293114;\n darn=vger.kernel.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=BuyqIDl4EgS9NX7o0yRwJQQxQlytyU2BJsEt6TVPCdg=;\n b=MA7LdkXDOqkmOP71GrPx4HIf7AYPAk2S1TQGImO6WavUBIUmAp5r1Hf5P9FyoaFi4T\n aaBnS01eVyEB4yB+VoDsPyFqwGGexbL9QucdvOkDMBtM/wEDUy2LNCftXiT8+LevRK/J\n WSzlHo8VVaAr1IviE3CfZHqUDNU/jpjyczjKaulC0P8fTNFdbPO8DuAV02o7L3JdeqnL\n lpQBm4OcEzI45L7OUTKsMElRfPKfOuQeXtgRRLDwZK6Mz3StTYQQEBSfKKE39ttJyFgB\n 7YEUiP46B0vpWYJckP0nk7ovTSckRgVQ4ZgVpgkB4y7zsghPjnheSPlkkwWcyJIigkuU\n jfFw==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776688314; x=1777293114;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=BuyqIDl4EgS9NX7o0yRwJQQxQlytyU2BJsEt6TVPCdg=;\n b=S4+oXlEpabDEgbYvCiP2cR58aZTkGVm2GyY3P3nxtzDi1hFRWcDKpMk195Ro9TvVBz\n xTMQOeQjlyP7r+NHOsyiPYnBIjxJjkMJKnMjkgzSYqJqcYmi8xLpbRhs3WihJqNvFLjf\n jvzn2Us8ViDzxPL8YSCnuFBSuT+oEFo6+WahF/aM8NSlOziA/PpCd/Io170DWmpz8S1n\n Le9VGJv2tSpimAhViX6fm9wyTyM2/By0eTv4geW8AZSSeAZlfJZKqfVWm75JZT+xwEVS\n AR6KeYQZaIntRCWJj85OP4esALdoqeNsqL0Jt2HcL71mGi2FjOw6AkDikJVnK44bw7H/\n L0Hg==", "X-Forwarded-Encrypted": "i=1;\n AFNElJ+jYSSHHm2x77+uIBUMiwsFcZ+3CCx7lkSHYyV+qoT2vbQFFQNoSSk3sRsS/6Wm7dOW+w3pobnwDzZr@vger.kernel.org", "X-Gm-Message-State": "AOJu0Yz1XyLVe+37k27kH0NswETu+Lcn+5imSl4EwdcEWx84RLoJwA/x\n\tGt/yjsTpLOnnGgdpl9FAiv4YqEo0FtWYFGs5KCQvN+p/gl7x/6stY6wbA/gozXshJhhps6WbvCe\n\tCBNYolI5rS0L0tYiZ+6PL6oVtnCHIcyqucfw0Mmx48DGf8Wo6MMFVCFONGH62l5k3", "X-Gm-Gg": "AeBDietXc4BYB5f8QEFmFozRzCCm15xsPRWlrEco2vJvMwnI2+UHbaiuTyzzN8f9QBB\n\t/sAPZeTUDaufRxchLi2KyqZYJv/yCZGpSxZkxGAlCQuSmcgSS4S4jzNtW5dQSO1Ymv5ZboB1anp\n\tpOXZF+EAT9aulNaysYBKx5oACysmYC6XyF/j+4NQiAUi44n3fEf/bZl4XmTJsSFdNk4De/gCKBi\n\tuNgrUO+b+krrROD6r1JZJ0NNHTg3So4kspkqVSnZAet48R6Rn9yDMsyKukp1QSG/mbSPsbRsztT\n\tF08QTHZW6X05ZYb1NbKrNfmzML23YykR+8+OY8oAk5B15T020Q//GyzZEPqhBa5cBEI1c1b2GRV\n\tNouEmkKUHUn1zRumqMXbCPeVYitriC/KUBUwK+nu3afs6Bc0gtw7+AvbMhPml", "X-Received": [ "by 2002:a05:690c:498f:b0:7b8:f152:7538 with SMTP id\n 00721157ae682-7b9ece761fdmr145060217b3.1.1776688313994;\n Mon, 20 Apr 2026 05:31:53 -0700 (PDT)", "by 2002:a05:690c:498f:b0:7b8:f152:7538 with SMTP id\n 00721157ae682-7b9ece761fdmr145059797b3.1.1776688313525;\n Mon, 20 Apr 2026 05:31:53 -0700 (PDT)" ], "From": "Ajay Kumar Nandam <ajay.nandam@oss.qualcomm.com>", "To": "Bjorn Andersson <andersson@kernel.org>, Linus Walleij <linusw@kernel.org>", "Cc": "linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,\n linux-kernel@vger.kernel.org, mohammad.rafi.shaik@oss.qualcomm.com,\n ajay.nandam@oss.qualcomm.com", "Subject": "[PATCH v2 1/3] pinctrl: qcom: lpass-lpi: Switch to PM clock framework\n for runtime PM", "Date": "Mon, 20 Apr 2026 18:01:33 +0530", "Message-Id": "<20260420123135.350446-2-ajay.nandam@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.34.1", "In-Reply-To": "<20260420123135.350446-1-ajay.nandam@oss.qualcomm.com>", "References": "<20260420123135.350446-1-ajay.nandam@oss.qualcomm.com>", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-Proofpoint-ORIG-GUID": "lv4HPqbEht-5Fw3mhflNnYTyR1hxfG4J", "X-Authority-Analysis": "v=2.4 cv=IMgyzAvG c=1 sm=1 tr=0 ts=69e61cba cx=c_pps\n a=g1v0Z557R90hA0UpD/5Yag==:117 a=fChuTYTh2wq5r3m49p7fHw==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=EUspDBNiAAAA:8\n a=6_wSKh-cYxHhlBVotpgA:9 a=MFSWADHSvvjO3QEy5MdX:22", "X-Proofpoint-GUID": "lv4HPqbEht-5Fw3mhflNnYTyR1hxfG4J", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDIwMDEyMyBTYWx0ZWRfX7pWlWQfp+FDF\n fU1uCxJIP+M2iv4JU3pmrusqPYmH7kwu5SMql4kNx1bm7KRyGsHQqd2IOn8wPyjkykgMsypBY4o\n Pyrmr6Ab6j8MqM0etNUSZjAFhsRYN/KzXp5vclFPlBAeVGQw2cBMno+eOyRC5+M6dsvGStSzPNh\n MwcnHi217I5OAJTHN4l3gJad/7zmsslGMA2RHVdJuID6aiuakCvgU6pmQh9IMJL8TwnDI3Iw/CI\n 5k9GRqzOKLVN92f6b+VvyCmm8kVMbO/23Hs915RNfW056Uqj79niDQsavVpEpm6wWfAAe/YPmsa\n 33k7fssKIsLYLby6va49HiZwMw4ydQE2gHhb6yS4yZPN2yfJChtTv3KHjApdzOHNR97zjRg5utH\n 4lQKSYMyjfbGLC5tJZGzyW2l08q+Vr0r3oNvMTf7ZWlWH9q9xL1mfhD6/vjWnlmg4mp11YuiAjj\n 8GqhhkP+FjQJ3fq/HLA==", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-20_02,2026-04-17_04,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n spamscore=0 priorityscore=1501 impostorscore=0 lowpriorityscore=0\n phishscore=0 adultscore=0 clxscore=1015 bulkscore=0 suspectscore=0\n malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc=\n route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604070000\n definitions=main-2604200123" }, "content": "Convert the LPASS LPI pinctrl driver to use the PM clock framework for\nruntime power management.\n\nThis allows the LPASS LPI pinctrl driver to drop clock votes when idle,\nimproves power efficiency on platforms using LPASS LPI island mode, and\naligns the driver with common runtime PM patterns used across Qualcomm\nLPASS subsystems.\n\nSigned-off-by: Ajay Kumar Nandam <ajay.nandam@oss.qualcomm.com>\n---\n drivers/pinctrl/qcom/pinctrl-lpass-lpi.c | 22 +++++++++----------\n .../pinctrl/qcom/pinctrl-sc7280-lpass-lpi.c | 7 ++++++\n 2 files changed, 18 insertions(+), 11 deletions(-)", "diff": "diff --git a/drivers/pinctrl/qcom/pinctrl-lpass-lpi.c b/drivers/pinctrl/qcom/pinctrl-lpass-lpi.c\nindex 76aed3296279..2b0956ff2ae0 100644\n--- a/drivers/pinctrl/qcom/pinctrl-lpass-lpi.c\n+++ b/drivers/pinctrl/qcom/pinctrl-lpass-lpi.c\n@@ -15,6 +15,8 @@\n #include <linux/pinctrl/pinconf-generic.h>\n #include <linux/pinctrl/pinconf.h>\n #include <linux/pinctrl/pinmux.h>\n+#include <linux/pm_clock.h>\n+#include <linux/pm_runtime.h>\n \n #include \"../pinctrl-utils.h\"\n \n@@ -22,7 +24,6 @@\n \n #define MAX_NR_GPIO\t\t32\n #define GPIO_FUNC\t\t0\n-#define MAX_LPI_NUM_CLKS\t2\n \n struct lpi_pinctrl {\n \tstruct device *dev;\n@@ -31,7 +32,6 @@ struct lpi_pinctrl {\n \tstruct pinctrl_desc desc;\n \tchar __iomem *tlmm_base;\n \tchar __iomem *slew_base;\n-\tstruct clk_bulk_data clks[MAX_LPI_NUM_CLKS];\n \t/* Protects from concurrent register updates */\n \tstruct mutex lock;\n \tDECLARE_BITMAP(ever_gpio, MAX_NR_GPIO);\n@@ -480,9 +480,6 @@ int lpi_pinctrl_probe(struct platform_device *pdev)\n \tpctrl->data = data;\n \tpctrl->dev = &pdev->dev;\n \n-\tpctrl->clks[0].id = \"core\";\n-\tpctrl->clks[1].id = \"audio\";\n-\n \tpctrl->tlmm_base = devm_platform_ioremap_resource(pdev, 0);\n \tif (IS_ERR(pctrl->tlmm_base))\n \t\treturn dev_err_probe(dev, PTR_ERR(pctrl->tlmm_base),\n@@ -495,13 +492,17 @@ int lpi_pinctrl_probe(struct platform_device *pdev)\n \t\t\t\t\t \"Slew resource not provided\\n\");\n \t}\n \n-\tret = devm_clk_bulk_get_optional(dev, MAX_LPI_NUM_CLKS, pctrl->clks);\n+\tret = devm_pm_clk_create(dev);\n \tif (ret)\n \t\treturn ret;\n \n-\tret = clk_bulk_prepare_enable(MAX_LPI_NUM_CLKS, pctrl->clks);\n-\tif (ret)\n-\t\treturn dev_err_probe(dev, ret, \"Can't enable clocks\\n\");\n+\tret = of_pm_clk_add_clks(dev);\n+\tif (ret < 0)\n+\t\treturn ret;\n+\n+\tpm_runtime_set_autosuspend_delay(dev, 100);\n+\tpm_runtime_use_autosuspend(dev);\n+\tdevm_pm_runtime_enable(dev);\n \n \tpctrl->desc.pctlops = &lpi_gpio_pinctrl_ops;\n \tpctrl->desc.pmxops = &lpi_gpio_pinmux_ops;\n@@ -539,8 +540,8 @@ int lpi_pinctrl_probe(struct platform_device *pdev)\n \treturn 0;\n \n err_pinctrl:\n+\tpm_runtime_disable(dev);\n \tmutex_destroy(&pctrl->lock);\n-\tclk_bulk_disable_unprepare(MAX_LPI_NUM_CLKS, pctrl->clks);\n \n \treturn ret;\n }\n@@ -552,7 +553,6 @@ void lpi_pinctrl_remove(struct platform_device *pdev)\n \tint i;\n \n \tmutex_destroy(&pctrl->lock);\n-\tclk_bulk_disable_unprepare(MAX_LPI_NUM_CLKS, pctrl->clks);\n \n \tfor (i = 0; i < pctrl->data->npins; i++)\n \t\tpinctrl_generic_remove_group(pctrl->ctrl, i);\ndiff --git a/drivers/pinctrl/qcom/pinctrl-sc7280-lpass-lpi.c b/drivers/pinctrl/qcom/pinctrl-sc7280-lpass-lpi.c\nindex 750f410311a8..64a200dd8f41 100644\n--- a/drivers/pinctrl/qcom/pinctrl-sc7280-lpass-lpi.c\n+++ b/drivers/pinctrl/qcom/pinctrl-sc7280-lpass-lpi.c\n@@ -7,6 +7,8 @@\n #include <linux/gpio/driver.h>\n #include <linux/module.h>\n #include <linux/platform_device.h>\n+#include <linux/pm_clock.h>\n+#include <linux/pm_runtime.h>\n \n #include \"pinctrl-lpass-lpi.h\"\n \n@@ -139,10 +141,15 @@ static const struct of_device_id lpi_pinctrl_of_match[] = {\n };\n MODULE_DEVICE_TABLE(of, lpi_pinctrl_of_match);\n \n+static const struct dev_pm_ops lpi_pinctrl_pm_ops = {\n+\tRUNTIME_PM_OPS(pm_clk_suspend, pm_clk_resume, NULL)\n+};\n+\n static struct platform_driver lpi_pinctrl_driver = {\n \t.driver = {\n \t\t .name = \"qcom-sc7280-lpass-lpi-pinctrl\",\n \t\t .of_match_table = lpi_pinctrl_of_match,\n+\t\t .pm = pm_ptr(&lpi_pinctrl_pm_ops),\n \t},\n \t.probe = lpi_pinctrl_probe,\n \t.remove = lpi_pinctrl_remove,\n", "prefixes": [ "v2", "1/3" ] }