get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/1.1/patches/2222849/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2222849,
    "url": "http://patchwork.ozlabs.org/api/1.1/patches/2222849/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260413205208.50643-10-mohamed@unpredictable.fr/",
    "project": {
        "id": 14,
        "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api",
        "name": "QEMU Development",
        "link_name": "qemu-devel",
        "list_id": "qemu-devel.nongnu.org",
        "list_email": "qemu-devel@nongnu.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": ""
    },
    "msgid": "<20260413205208.50643-10-mohamed@unpredictable.fr>",
    "date": "2026-04-13T20:52:01",
    "name": "[v12,09/15] whpx: i386: use WHvX64RegisterCr8 only when kernel-irqchip=off",
    "commit_ref": null,
    "pull_url": null,
    "state": "new",
    "archived": false,
    "hash": "fdf8a7880917f8e1e26cefbbd6846b1aeb98968d",
    "submitter": {
        "id": 91318,
        "url": "http://patchwork.ozlabs.org/api/1.1/people/91318/?format=api",
        "name": "Mohamed Mediouni",
        "email": "mohamed@unpredictable.fr"
    },
    "delegate": null,
    "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260413205208.50643-10-mohamed@unpredictable.fr/mbox/",
    "series": [
        {
            "id": 499753,
            "url": "http://patchwork.ozlabs.org/api/1.1/series/499753/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=499753",
            "date": "2026-04-13T20:51:52",
            "name": "whpx: i386: bug fixes, feature probing and CPUID",
            "version": 12,
            "mbox": "http://patchwork.ozlabs.org/series/499753/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/patches/2222849/comments/",
    "check": "pending",
    "checks": "http://patchwork.ozlabs.org/api/patches/2222849/checks/",
    "tags": {},
    "headers": {
        "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>",
        "X-Original-To": "incoming@patchwork.ozlabs.org",
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=unpredictable.fr header.i=@unpredictable.fr\n header.a=rsa-sha256 header.s=sig1 header.b=JNaoxQSi;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"
        ],
        "Received": [
            "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fvflS2Kr4z1y2d\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 14 Apr 2026 06:53:56 +1000 (AEST)",
            "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wCOGm-0007QO-Qn; Mon, 13 Apr 2026 16:52:32 -0400",
            "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <mohamed@unpredictable.fr>)\n id 1wCOGk-0007PL-Ns\n for qemu-devel@nongnu.org; Mon, 13 Apr 2026 16:52:30 -0400",
            "from ci-2007i-snip4-11.eps.apple.com ([57.103.88.93]\n helo=outbound.ci.icloud.com)\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <mohamed@unpredictable.fr>)\n id 1wCOGj-0007vm-6V\n for qemu-devel@nongnu.org; Mon, 13 Apr 2026 16:52:30 -0400",
            "from outbound.ci.icloud.com (unknown [127.0.0.2])\n by p00-icloudmta-asmtp-us-central-1k-10-percent-2 (Postfix) with ESMTPS id\n A353E180016E; Mon, 13 Apr 2026 20:52:26 +0000 (UTC)",
            "from localhost.localdomain (unknown [17.57.156.36])\n by p00-icloudmta-asmtp-us-central-1k-10-percent-2 (Postfix) with ESMTPSA id\n B0E38180014C; Mon, 13 Apr 2026 20:52:24 +0000 (UTC)"
        ],
        "Dkim-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=unpredictable.fr;\n s=sig1; t=1776113548; x=1778705548;\n bh=9UzhbHGn3KNjJvwbSrpYXcynAdkRNKmx/7n4duVcxcA=;\n h=From:To:Subject:Date:Message-ID:MIME-Version:x-icloud-hme;\n b=JNaoxQSilmi4kkuhmnStSPZFFhRJsOPiNNr3TR2eA6GfupDd1DKOhsHnYFAINf5X9P1cvBEVh3MMEWMoDcsEOkef/5E8L2tl9Mgn4LXUEGXgdwalLZhFVPUtmmI5R94iQHYUA53Opv25pu3kZpK/PTgD/bBWVZf0TfNx3uYVBVPgdj5NoFaYm7BxVGzs3IpvKTOAMuTpEO460oxUJKL4XJdCNU2eogpSV+3HD1EtpSjSUzQrKPiJrFTAstmauNOYp1caYeUt5Y5xxGdKKjJ8A7bwpSlT1UIWxisfQXOEVttOnMhee3+ZqoztzqOu0A+ZN6b4R5DvinnDR8cRevHSKg==",
        "mail-alias-created-date": "1752046281608",
        "From": "Mohamed Mediouni <mohamed@unpredictable.fr>",
        "To": "qemu-devel@nongnu.org",
        "Cc": "Phil Dennis-Jordan <phil@philjordan.eu>,\n Pedro Barbuda <pbarbuda@microsoft.com>,\n \"Michael S. Tsirkin\" <mst@redhat.com>, Wei Liu <wei.liu@kernel.org>,\n Paolo Bonzini <pbonzini@redhat.com>, Roman Bolshakov <rbolshakov@ddn.com>,\n Mohamed Mediouni <mohamed@unpredictable.fr>, Zhao Liu <zhao1.liu@intel.com>",
        "Subject": "[PATCH v12 09/15] whpx: i386: use WHvX64RegisterCr8 only when\n kernel-irqchip=off",
        "Date": "Mon, 13 Apr 2026 22:52:01 +0200",
        "Message-ID": "<20260413205208.50643-10-mohamed@unpredictable.fr>",
        "X-Mailer": "git-send-email 2.50.1",
        "In-Reply-To": "<20260413205208.50643-1-mohamed@unpredictable.fr>",
        "References": "<20260413205208.50643-1-mohamed@unpredictable.fr>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "X-Proofpoint-GUID": "twY6px5apYOlygPMUkXsDbKgBbBOMRoP",
        "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDEzMDIwNSBTYWx0ZWRfXzq391JiiHXbA\n ulrvH7DWomGBj4aEz9l7TwzoPKJFPLEknZfcyirBXMjgQ0BrTfrh7cLhEmxuio5rtCvrJ3/UWea\n wqd1RFWvb+ERGIj3e0KIEjXc20CbscXUcFApnBwjeGvDx/P47YaFqC1y2I6AM+9GXROJ6gxbQby\n jk783OypLDUJLkrtfYaJ5+qSAeNQYGmDhTNkqTO2bThCM33Lhj2LojTTB6JiXAaNBqjybgSeUkK\n sea/uAZGes4GrwPnxr8df3N6hieMDcvTm7SVWu+ed4iol5uVzJBa5rhaWx70rRPMKYlwS5ch/RG\n /ibzrV7EM7SDJC1O2AuaJM6Qk/2xhyvKnL39dw0Tk70AGw3lH5d5jZ8fL4nm8g=",
        "X-Proofpoint-ORIG-GUID": "twY6px5apYOlygPMUkXsDbKgBbBOMRoP",
        "X-Authority-Info-Out": "v=2.4 cv=HdsZjyE8 c=1 sm=1 tr=0 ts=69dd578b\n cx=c_apl:c_pps:t_out a=2G65uMN5HjSv0sBfM2Yj2w==:117\n a=2G65uMN5HjSv0sBfM2Yj2w==:17 a=A5OVakUREuEA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=4IdwVP5-j8YZXVcKM5MA:9",
        "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-13_03,2026-04-13_04,2025-10-01_01",
        "X-Proofpoint-Spam-Details": "rule=notspam policy=default score=0 malwarescore=0\n spamscore=0 mlxscore=0 adultscore=0 phishscore=0\n suspectscore=0 clxscore=1030\n mlxlogscore=867 bulkscore=0 lowpriorityscore=0 classifier=spam authscore=0\n adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000\n definitions=main-2604130205",
        "Received-SPF": "pass client-ip=57.103.88.93;\n envelope-from=mohamed@unpredictable.fr; helo=outbound.ci.icloud.com",
        "X-Spam_score_int": "-27",
        "X-Spam_score": "-2.8",
        "X-Spam_bar": "--",
        "X-Spam_report": "(-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,\n RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_PASS=-0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no",
        "X-Spam_action": "no action",
        "X-BeenThere": "qemu-devel@nongnu.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "qemu development <qemu-devel.nongnu.org>",
        "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>",
        "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>",
        "List-Post": "<mailto:qemu-devel@nongnu.org>",
        "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>",
        "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>",
        "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org",
        "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"
    },
    "content": "When kernel-irqchip=on, manage TPR as part of the APIC state instead entirely.\n\nThis fixes some failure to set state errors.\n\nSigned-off-by: Mohamed Mediouni <mohamed@unpredictable.fr>\n---\n target/i386/whpx/whpx-all.c | 37 ++++++++++++++++++++++---------------\n 1 file changed, 22 insertions(+), 15 deletions(-)",
    "diff": "diff --git a/target/i386/whpx/whpx-all.c b/target/i386/whpx/whpx-all.c\nindex 62542922a4..74b94b799e 100644\n--- a/target/i386/whpx/whpx-all.c\n+++ b/target/i386/whpx/whpx-all.c\n@@ -95,7 +95,6 @@ static const WHV_REGISTER_NAME whpx_register_names[] = {\n     WHvX64RegisterCr2,\n     WHvX64RegisterCr3,\n     WHvX64RegisterCr4,\n-    WHvX64RegisterCr8,\n \n     /* X64 Debug Registers */\n     /*\n@@ -459,8 +458,11 @@ void whpx_set_registers(CPUState *cpu, WHPXStateLevel level)\n         vcxt.values[idx++].Reg64 = env->cr[3];\n         assert(whpx_register_names[idx] == WHvX64RegisterCr4);\n         vcxt.values[idx++].Reg64 = env->cr[4];\n-        assert(whpx_register_names[idx] == WHvX64RegisterCr8);\n-        vcxt.values[idx++].Reg64 = vcpu->tpr;\n+        /* For kernel-irqchip=on, TPR is managed as part of APIC state */\n+        if (!whpx_irqchip_in_kernel()) {\n+            WHV_REGISTER_VALUE cr8 = {.Reg64 = vcpu->tpr};\n+            whpx_set_reg(cpu, WHvX64RegisterCr8, cr8);\n+        }\n \n         /* 8 Debug Registers - Skipped */\n \n@@ -716,11 +718,14 @@ void whpx_get_registers(CPUState *cpu, WHPXStateLevel level)\n     env->cr[3] = vcxt.values[idx++].Reg64;\n     assert(whpx_register_names[idx] == WHvX64RegisterCr4);\n     env->cr[4] = vcxt.values[idx++].Reg64;\n-    assert(whpx_register_names[idx] == WHvX64RegisterCr8);\n-    tpr = vcxt.values[idx++].Reg64;\n-    if (tpr != vcpu->tpr) {\n-        vcpu->tpr = tpr;\n-        cpu_set_apic_tpr(x86_cpu->apic_state, tpr);\n+\n+    /* For kernel-irqchip=on, TPR is managed as part of APIC state */\n+    if (!whpx_irqchip_in_kernel()) {\n+        tpr = vcpu->exit_ctx.VpContext.Cr8;\n+        if (tpr != vcpu->tpr) {\n+            vcpu->tpr = tpr;\n+            cpu_set_apic_tpr(x86_cpu->apic_state, tpr);\n+        }\n     }\n \n     /* 8 Debug Registers - Skipped */\n@@ -1660,7 +1665,7 @@ static void whpx_vcpu_pre_run(CPUState *cpu)\n \n     /* Sync the TPR to the CR8 if was modified during the intercept */\n     tpr = cpu_get_apic_tpr(x86_cpu->apic_state);\n-    if (tpr != vcpu->tpr) {\n+    if (!whpx_irqchip_in_kernel() && tpr != vcpu->tpr) {\n         vcpu->tpr = tpr;\n         reg_values[reg_count].Reg64 = tpr;\n         qatomic_set(&cpu->exit_request, true);\n@@ -1702,12 +1707,14 @@ static void whpx_vcpu_post_run(CPUState *cpu)\n \n     env->eflags = vcpu->exit_ctx.VpContext.Rflags;\n \n-    uint64_t tpr = vcpu->exit_ctx.VpContext.Cr8;\n-    if (vcpu->tpr != tpr) {\n-        vcpu->tpr = tpr;\n-        bql_lock();\n-        cpu_set_apic_tpr(x86_cpu->apic_state, vcpu->tpr);\n-        bql_unlock();\n+    if (!whpx_irqchip_in_kernel()) {\n+        uint64_t tpr = vcpu->exit_ctx.VpContext.Cr8;\n+        if (vcpu->tpr != tpr) {\n+            vcpu->tpr = tpr;\n+            bql_lock();\n+            cpu_set_apic_tpr(x86_cpu->apic_state, vcpu->tpr);\n+            bql_unlock();\n+        }\n     }\n \n     vcpu->interruption_pending =\n",
    "prefixes": [
        "v12",
        "09/15"
    ]
}