Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2222752/?format=api
{ "id": 2222752, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2222752/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260413152326.63738-13-mohamed@unpredictable.fr/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260413152326.63738-13-mohamed@unpredictable.fr>", "date": "2026-04-13T15:23:24", "name": "[v10,12/14] whpx: i386: interrupt priority support", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "eda047a0e43a21647257f649c596041189e49375", "submitter": { "id": 91318, "url": "http://patchwork.ozlabs.org/api/1.1/people/91318/?format=api", "name": "Mohamed Mediouni", "email": "mohamed@unpredictable.fr" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260413152326.63738-13-mohamed@unpredictable.fr/mbox/", "series": [ { "id": 499721, "url": "http://patchwork.ozlabs.org/api/1.1/series/499721/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=499721", "date": "2026-04-13T15:23:12", "name": "whpx: i386: bug fixes, feature probing and CPUID", "version": 10, "mbox": "http://patchwork.ozlabs.org/series/499721/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2222752/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2222752/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=unpredictable.fr header.i=@unpredictable.fr\n header.a=rsa-sha256 header.s=sig1 header.b=Dy4doSrI;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fvWRC5H4Dz1y2d\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 14 Apr 2026 01:24:23 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wCJ8z-00060F-Ty; Mon, 13 Apr 2026 11:24:09 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <mohamed@unpredictable.fr>)\n id 1wCJ8n-0005bv-A0\n for qemu-devel@nongnu.org; Mon, 13 Apr 2026 11:23:58 -0400", "from qs-2005h-snip4-10.eps.apple.com ([57.103.86.210]\n helo=outbound.qs.icloud.com)\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <mohamed@unpredictable.fr>)\n id 1wCJ8j-0000Wa-Je\n for qemu-devel@nongnu.org; Mon, 13 Apr 2026 11:23:55 -0400", "from outbound.qs.icloud.com (unknown [127.0.0.2])\n by p00-icloudmta-asmtp-us-east-2d-100-percent-10 (Postfix) with ESMTPS id\n E074918001AB; Mon, 13 Apr 2026 15:23:48 +0000 (UTC)", "from localhost.localdomain (unknown [17.57.155.37])\n by p00-icloudmta-asmtp-us-east-2d-100-percent-10 (Postfix) with ESMTPSA id\n 7F4941800194; Mon, 13 Apr 2026 15:23:46 +0000 (UTC)" ], "Dkim-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=unpredictable.fr;\n s=sig1; t=1776093833; x=1778685833;\n bh=poibcXPqvaJ8YaZ5/PTr9/BHGmofzQDktL0gBjdI+dM=;\n h=From:To:Subject:Date:Message-ID:MIME-Version:x-icloud-hme;\n b=Dy4doSrIAaaiGBDtMj3FMUohs+Xhzs8ad4/42liLLFEflYsidsY/K+A9J822bRT9w4+UPK6Ir9uz/TDatd1vMdyxB067D37u/SKSrPjoLTbM/bxqwweqFTR6HVCZaH8P+MYtvj3HTXvd1AX4TBpHW8gCWIWLQKy+TZvVUldLRPNsAJq2nbs2sQVHsbIE1IOjGAJM1LHJro0z0zeI6zW0Y4cNA5925M7R5CbnV8yg1tIgGhYAO0Ruh98QlUKNDLUaaQ4LC2phRosGjyXBQF5V2xKkHDK8VnFHBaAd+Y+6szjfvfcrsVkWLfG6Ct5Rj2uWBNsZfsOLWyQ8zJ+VN32Tyg==", "mail-alias-created-date": "1752046281608", "From": "Mohamed Mediouni <mohamed@unpredictable.fr>", "To": "qemu-devel@nongnu.org", "Cc": "Zhao Liu <zhao1.liu@intel.com>, \"Michael S. Tsirkin\" <mst@redhat.com>,\n Paolo Bonzini <pbonzini@redhat.com>, Wei Liu <wei.liu@kernel.org>,\n Roman Bolshakov <rbolshakov@ddn.com>,\n Pedro Barbuda <pbarbuda@microsoft.com>,\n Mohamed Mediouni <mohamed@unpredictable.fr>,\n Phil Dennis-Jordan <phil@philjordan.eu>", "Subject": "[PATCH v10 12/14] whpx: i386: interrupt priority support", "Date": "Mon, 13 Apr 2026 17:23:24 +0200", "Message-ID": "<20260413152326.63738-13-mohamed@unpredictable.fr>", "X-Mailer": "git-send-email 2.50.1", "In-Reply-To": "<20260413152326.63738-1-mohamed@unpredictable.fr>", "References": "<20260413152326.63738-1-mohamed@unpredictable.fr>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDEzMDE1MSBTYWx0ZWRfX0TurWoU9AEgD\n 7JgXxNcf0ICH693r0gnCYqKiVyzEY7ygTNSjfXlt9DSc8fFmkmFRUEM/F1oDDg5iHMBuT/UE5eU\n WbWEoi+fr2Ibe/n7cBRocfNkYzBiaSrhbrAMn1BpXdouZrHe0E0eODAANcQt3TkrmIAh2fy+K7B\n UXZIuFRo3ni1u6+H6eMGtR+QAuTaZN2qIJrphOIZjBgWlekY7xKN8xG5bUwzP/Ya+ITnf+rqxvE\n n9UYgdmTz+RagQdSmH6TTFGg+I/RNoPkuPX8RsEjD/4i6OGMoSYvi215ERW6bOj0FkPCK/GdgJV\n 2A+3UfZclCY1ipjkwZhlmXzfK+rJ+UpY/VQoa1pboqp0Da6/AElWLCuPvXTAZI=", "X-Authority-Info-Out": "v=2.4 cv=ILYPywvG c=1 sm=1 tr=0 ts=69dd0a86\n cx=c_apl:c_pps:t_out a=bsP7O+dXZ5uKcj+dsLqiMw==:117\n a=bsP7O+dXZ5uKcj+dsLqiMw==:17 a=A5OVakUREuEA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=NuKELtICf0aykZwt-QIA:9", "X-Proofpoint-GUID": "EHvMJi1tiXNi0X2JhReAPFaf4WU_FQBJ", "X-Proofpoint-ORIG-GUID": "EHvMJi1tiXNi0X2JhReAPFaf4WU_FQBJ", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-13_03,2026-04-13_04,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=notspam policy=default score=0 clxscore=1030\n spamscore=0 suspectscore=0 malwarescore=0 mlxscore=0 adultscore=0\n mlxlogscore=692 bulkscore=0 phishscore=0 lowpriorityscore=0 classifier=spam\n authscore=0 adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000\n definitions=main-2604130151", "Received-SPF": "pass client-ip=57.103.86.210;\n envelope-from=mohamed@unpredictable.fr; helo=outbound.qs.icloud.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001,\n SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Implement APIC IRR interrupt priorities.\n\nEven with kernel-irqchip=off, Hyper-V is aware of interrupt priorities\nand implements CR8/TPR, with the InterruptPriority field being followed.\n\nSigned-off-by: Mohamed Mediouni <mohamed@unpredictable.fr>\n---\n target/i386/whpx/whpx-all.c | 24 ++++++++++++++++++++----\n 1 file changed, 20 insertions(+), 4 deletions(-)", "diff": "diff --git a/target/i386/whpx/whpx-all.c b/target/i386/whpx/whpx-all.c\nindex 7a31dc6427..8cd81fffee 100644\n--- a/target/i386/whpx/whpx-all.c\n+++ b/target/i386/whpx/whpx-all.c\n@@ -1588,6 +1588,7 @@ static void whpx_vcpu_pre_run(CPUState *cpu)\n UINT32 reg_count = 0;\n WHV_REGISTER_VALUE reg_values[3];\n WHV_REGISTER_NAME reg_names[3];\n+ int irr = apic_get_highest_priority_irr(x86_cpu->apic_state);\n \n memset(&new_int, 0, sizeof(new_int));\n memset(reg_values, 0, sizeof(reg_values));\n@@ -1623,10 +1624,20 @@ static void whpx_vcpu_pre_run(CPUState *cpu)\n }\n }\n \n+ if (irr == -1) {\n+ if (pic_get_output(isa_pic)) {\n+ /* In case it's a PIC interrupt */\n+ irr = 0;\n+ } else if (cpu_test_interrupt(cpu, CPU_INTERRUPT_HARD)) {\n+ abort();\n+ }\n+ }\n+\n /* Get pending hard interruption or replay one that was overwritten */\n if (!whpx_irqchip_in_kernel()) {\n if (!vcpu->interruption_pending &&\n- vcpu->interruptable && (env->eflags & IF_MASK)) {\n+ vcpu->interruptable && (env->eflags & IF_MASK)\n+ && (vcpu->tpr < irr || irr == 0)) {\n assert(!new_int.InterruptionPending);\n if (cpu_test_interrupt(cpu, CPU_INTERRUPT_HARD)) {\n cpu_reset_interrupt(cpu, CPU_INTERRUPT_HARD);\n@@ -1683,13 +1694,17 @@ static void whpx_vcpu_pre_run(CPUState *cpu)\n }\n \n /* Update the state of the interrupt delivery notification */\n- if (!vcpu->window_registered &&\n+ if ((!vcpu->window_registered ||\n+ (vcpu->window_priority < irr && vcpu->window_priority != 0) ||\n+ (irr == 0 && vcpu->window_priority != 0)) &&\n cpu_test_interrupt(cpu, CPU_INTERRUPT_HARD)) {\n reg_values[reg_count].DeliverabilityNotifications =\n (WHV_X64_DELIVERABILITY_NOTIFICATIONS_REGISTER) {\n- .InterruptNotification = 1\n+ .InterruptNotification = 1,\n+ .InterruptPriority = irr >> 4\n };\n vcpu->window_registered = 1;\n+ vcpu->window_priority = irr;\n reg_names[reg_count] = WHvX64RegisterDeliverabilityNotifications;\n reg_count += 1;\n }\n@@ -1703,7 +1718,7 @@ static void whpx_vcpu_pre_run(CPUState *cpu)\n reg_names, reg_count, reg_values);\n if (FAILED(hr)) {\n error_report(\"WHPX: Failed to set interrupt state registers,\"\n- \" hr=%08lx\", hr);\n+ \" hr=%08lx, InterruptPriority=%i\", hr, irr >> 4);\n }\n }\n }\n@@ -1919,6 +1934,7 @@ int whpx_vcpu_run(CPUState *cpu)\n case WHvRunVpExitReasonX64InterruptWindow:\n vcpu->ready_for_pic_interrupt = 1;\n vcpu->window_registered = 0;\n+ vcpu->window_priority = 0;\n ret = 0;\n break;\n \n", "prefixes": [ "v10", "12/14" ] }