Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2222060/?format=api
{ "id": 2222060, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2222060/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/cde613d444deb76f6b746b9ecb7329f0b559f590.1775843299.git.matheus.bernardino@oss.qualcomm.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<cde613d444deb76f6b746b9ecb7329f0b559f590.1775843299.git.matheus.bernardino@oss.qualcomm.com>", "date": "2026-04-10T17:56:00", "name": "[v4,12/16] tests/hexagon: add tests for v68 HVX IEEE float arithmetics", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "86c213bffacf2263de95b842a1d988572f792176", "submitter": { "id": 90606, "url": "http://patchwork.ozlabs.org/api/1.1/people/90606/?format=api", "name": "Matheus Tavares Bernardino", "email": "matheus.bernardino@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/cde613d444deb76f6b746b9ecb7329f0b559f590.1775843299.git.matheus.bernardino@oss.qualcomm.com/mbox/", "series": [ { "id": 499491, "url": "http://patchwork.ozlabs.org/api/1.1/series/499491/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=499491", "date": "2026-04-10T17:55:50", "name": "hexagon: add missing HVX float instructions", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/499491/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2222060/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2222060/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=LUBhVcow;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=cKs0wqYy;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fsl2753Fqz1y2d\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 11 Apr 2026 03:59:59 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wBG5u-0006st-B8; Fri, 10 Apr 2026 13:56:38 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <matheus.bernardino@oss.qualcomm.com>)\n id 1wBG5r-0006rp-Ri\n for qemu-devel@nongnu.org; Fri, 10 Apr 2026 13:56:35 -0400", "from mx0a-0031df01.pphosted.com ([205.220.168.131])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <matheus.bernardino@oss.qualcomm.com>)\n id 1wBG5l-0001fy-To\n for qemu-devel@nongnu.org; Fri, 10 Apr 2026 13:56:34 -0400", "from pps.filterd (m0279864.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63AHCWOV1498619\n for <qemu-devel@nongnu.org>; Fri, 10 Apr 2026 17:56:21 GMT", "from mail-dl1-f71.google.com (mail-dl1-f71.google.com\n [74.125.82.71])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dey5b1ctf-1\n (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n for <qemu-devel@nongnu.org>; Fri, 10 Apr 2026 17:56:21 +0000 (GMT)", "by mail-dl1-f71.google.com with SMTP id\n a92af1059eb24-1275c6fc58aso2785960c88.0\n for <qemu-devel@nongnu.org>; Fri, 10 Apr 2026 10:56:21 -0700 (PDT)", "from hu-mathbern-lv.qualcomm.com (Global_NAT1.qualcomm.com.\n [129.46.96.20]) by smtp.gmail.com with ESMTPSA id\n a92af1059eb24-12c3459f7ffsm4256271c88.3.2026.04.10.10.56.19\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Fri, 10 Apr 2026 10:56:19 -0700 (PDT)" ], "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n cc:content-transfer-encoding:date:from:in-reply-to:message-id\n :mime-version:references:subject:to; s=qcppdkim1; bh=uJr3Gr7KYqM\n D1GbUrDqXbuYTqiUZbXBU2TT7eZ+R0bU=; b=LUBhVcow3SfebGVdOMUPsrgMYL3\n KlvZPMg5IvixRVasUaxEtFdtr9ezgw14N1FTohfUyWGRZ1AT9Qo1Tg6Z/ZWqtgxw\n 49NMhS27mPcIrhFE05O2qxdPmZPrtP3friULdhx2caFXXpGMCRAr2w9K5THzN68m\n GJ++WPm9cG08QF3zaP2BwkHZHG7NBjPp1o8YzGQ5qcS6xskvDZrDJ1l9fCZ+Se1N\n VkTpr4GHKHIyvZBn0d6hjTo9nMDFOoLWbtovu9VqvNQSsm1kQmP9KGGgCj3PA+QP\n ZWspA5mq0mWSZPwyyP87Vtxc/nEPjnjrC2yNaLu1GG27qIzIohbgC/kVteQ==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775843781; x=1776448581; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=uJr3Gr7KYqMD1GbUrDqXbuYTqiUZbXBU2TT7eZ+R0bU=;\n b=cKs0wqYyej8rCJAN22iFM6lsVb+3Q3DWs3rmYxYy2aGPfxyvtBaTJbJRuSTIhFLgSx\n 0iVkxrkEp+PaqcUnOsSKPB+b7dNYGilg4uaVOFDuZl2XkdiOQgI6pulPV15vJPlOgMXd\n gUTYkSeiDu8mxxeDCGQFsl4XHb4PRl8Bqhi6e1jKHwGVjtyXh31WfHK/yQKPucHcDuBj\n Xi8Jc9d/1uN7kZqUItH/XpnCD7Yf0w2/2pMkw7H0x6b27KQ2ufHZtSQG2uLp6B/42msz\n SP4/JziopMfZIei4hPaVk6dmYFIj6SFHbbwkjoRpJcydOsRat1ip+wbw1YBhCIAgtjun\n zVZg==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775843781; x=1776448581;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=uJr3Gr7KYqMD1GbUrDqXbuYTqiUZbXBU2TT7eZ+R0bU=;\n b=fgnFnsqbAJ/xEQhz/TT8qsSxNcg6rXHrVHe1/8lMh7/jGRsU63JwizBeN31OqY+Wop\n UrQHt8laIPtkK46GiG0Jf/P3ivteFDVpz3FfsvoWKa0a3Exr7Olq5O0cs17ERPD/AKcY\n +PS4QNwqp2ZMf/mbJFFNY3wMmOChoY9Ji6ShiPK+m/0h4zQplMptAZ7A2wGiYhbPULo7\n cK9HlGxbyHMswyQ5glKjlhEzA11uKmtPdXulnae+IbjTtA7XyM2mnFIFPHX8S4vmncvT\n jDjPEPR2xd9gVTq4ZLc1oRV7vIrkL4hfbqAGR6yiIXCw0ZP/XqhhJaYug1o6gDPKXtdv\n bBYQ==", "X-Gm-Message-State": "AOJu0YxQQi3M7ipp12SiFePaNcsIHLND5S1usr3iTEIHKc2mxYDViWpb\n NMmVqnp2S3yCFlWtv1ORlNi7JyXOmHr8E/C7Dn49CqJBE60ovgjLtl61LQDd0oKBQXjz62P1oOT\n 0Mgy60bEPXxUAINV3HEV82LG9JwqdUV+1vfzzhSBzpGqAR2GNog5Dkmmq755lwGCvlH7g", "X-Gm-Gg": "AeBDietbOU4Eut1DaPjWfmC1cJ5FXd/mQMRPXOPSZoyp0pkpIo4RozafhVx+vQAkuZp\n a8q04N4rCsl2awuYCN8ecFe9W9hprP8/Xquc2S2Sp0OBlb+2Mi4pl7KeLSd8eoGkADGx+OvJp++\n RuovUjEnmiSZKrIat/Y5mw4aty/8BDcMmNIz3bANQU9I488v9UzNTy1klMdklSewm+QjYur7+T0\n qa4X8uMpGCUnOyueMoHM+ua12E0CpyoR4qC3ni8E6ptcHWqLoWvswESbx6oHyNnt9nqmrVLvfWX\n yzrZ/E0/EngwGBOjC5rMcj6GC98ZVnHN6yz4hKYT85xg2xH4pAzKefOBgta557NF3sjO8YF17Ov\n RUzmHaN7mY/hfSMkS4AVURfgv2eic01B2uIQTRSiubdbgwQH2Xnt7zg1VnCoum7IIaCxMVlsEiD\n +erQney9Nd", "X-Received": [ "by 2002:a05:7022:60a:b0:128:d5bd:3572 with SMTP id\n a92af1059eb24-12c34ef7ba4mr2290823c88.31.1775843780467;\n Fri, 10 Apr 2026 10:56:20 -0700 (PDT)", "by 2002:a05:7022:60a:b0:128:d5bd:3572 with SMTP id\n a92af1059eb24-12c34ef7ba4mr2290795c88.31.1775843779771;\n Fri, 10 Apr 2026 10:56:19 -0700 (PDT)" ], "From": "Matheus Tavares Bernardino <matheus.bernardino@oss.qualcomm.com>", "To": "qemu-devel@nongnu.org", "Cc": "richard.henderson@linaro.org, ale@rev.ng, anjo@rev.ng,\n brian.cain@oss.qualcomm.com, ltaylorsimpson@gmail.com,\n marco.liebel@oss.qualcomm.com, philmd@linaro.org,\n quic_mburton@quicinc.com, sid.manning@oss.qualcomm.com", "Subject": "[PATCH v4 12/16] tests/hexagon: add tests for v68 HVX IEEE float\n arithmetics", "Date": "Fri, 10 Apr 2026 10:56:00 -0700", "Message-Id": "\n <cde613d444deb76f6b746b9ecb7329f0b559f590.1775843299.git.matheus.bernardino@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.37.2", "In-Reply-To": "<cover.1775843299.git.matheus.bernardino@oss.qualcomm.com>", "References": "<cover.1775843299.git.matheus.bernardino@oss.qualcomm.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-Proofpoint-ORIG-GUID": "goZavrmZNXHG3dA0Loejz3sIZKjzG2ob", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDEwMDE2OCBTYWx0ZWRfX1okpwCJFGhEq\n 9TUx0/MBZW4MfF+UpTxXm20l7nPyQo2N19brDKegeYlzQHqPzVG6hiIScOcWJwobnNOasdoyggR\n uI1UQahXXH3a0Qoe1mNotHyJ92MwT9Zlij58rYxRixtREklY+iCOagyjM9eiqyrxP6tSuIvWq17\n 2o/Ck52DUlRScKnrcv02RdW2iCoRhE+c5uZRWtjXMBXEBU0SCMKMyBxAH6JmUyCv5xoGQz/HjA6\n IG3CQYeRl9fnLuw5TRibKUvdfubxf5IbizeqdDfDNzsYkEt73T1KO/jVT+ttiNP6m5w1lVUKsMR\n 8ePOyP4uXSwsAZkhY/m4x1ZDvcu+Fsea6IQmONre1Kq3sXtmO0J8xeuTCKHfYQlrIuOAT7Wo5kt\n T1zxIyqaQG3w/Hnin12WffEZ9GuKEPwHwmaykqoOF4gx9GU565DacVzep2Xg349oE06OmCEhaQm\n qlqwxm6ik8xeN8m0ODg==", "X-Proofpoint-GUID": "goZavrmZNXHG3dA0Loejz3sIZKjzG2ob", "X-Authority-Analysis": "v=2.4 cv=VsgTxe2n c=1 sm=1 tr=0 ts=69d939c5 cx=c_pps\n a=JYo30EpNSr/tUYqK9jHPoA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=pGLkceISAAAA:8\n a=EUspDBNiAAAA:8 a=p626gilfWeCCYUnsPZkA:9 a=Fk4IpSoW4aLDllm1B1p-:22", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-10_05,2026-04-09_02,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n impostorscore=0 malwarescore=0 lowpriorityscore=0 priorityscore=1501\n adultscore=0 spamscore=0 suspectscore=0 clxscore=1015 bulkscore=0\n phishscore=0 classifier=typeunknown authscore=0 authtc= authcc=\n route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604010000\n definitions=main-2604100168", "Received-SPF": "pass client-ip=205.220.168.131;\n envelope-from=matheus.bernardino@oss.qualcomm.com;\n helo=mx0a-0031df01.pphosted.com", "X-Spam_score_int": "-27", "X-Spam_score": "-2.8", "X-Spam_bar": "--", "X-Spam_report": "(-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,\n RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Reviewed-by: Taylor Simpson <ltaylorsimpson@gmail.com>\nSigned-off-by: Matheus Tavares Bernardino <matheus.bernardino@oss.qualcomm.com>\n---\n tests/tcg/hexagon/hex_test.h | 4 +\n tests/tcg/hexagon/hvx_misc.h | 41 ++++++++\n tests/tcg/hexagon/fp_hvx.c | 155 ++++++++++++++++++++++++++++\n tests/tcg/hexagon/fp_hvx_disabled.c | 57 ++++++++++\n tests/tcg/hexagon/Makefile.target | 8 ++\n 5 files changed, 265 insertions(+)\n create mode 100644 tests/tcg/hexagon/fp_hvx.c\n create mode 100644 tests/tcg/hexagon/fp_hvx_disabled.c", "diff": "diff --git a/tests/tcg/hexagon/hex_test.h b/tests/tcg/hexagon/hex_test.h\nindex cfed06a58b..e7a6644d41 100644\n--- a/tests/tcg/hexagon/hex_test.h\n+++ b/tests/tcg/hexagon/hex_test.h\n@@ -19,6 +19,8 @@\n #ifndef HEX_TEST_H\n #define HEX_TEST_H\n \n+#define ARRAY_SIZE(x) (sizeof(x) / sizeof((x)[0]))\n+\n static inline void __check32(int line, uint32_t val, uint32_t expect)\n {\n if (val != expect) {\n@@ -110,6 +112,7 @@ static inline void __check64_ne(int line, uint64_t val, uint64_t expect)\n \n /* Some useful floating point values */\n const uint32_t SF_INF = 0x7f800000;\n+const uint32_t SF_INF_neg = 0xff800000;\n const uint32_t SF_QNaN = 0x7fc00000;\n const uint32_t SF_QNaN_special = 0x7f800001;\n const uint32_t SF_SNaN = 0x7fb00000;\n@@ -128,6 +131,7 @@ const uint32_t SF_large_pos = 0x5afa572e;\n const uint32_t SF_any = 0x3f800000;\n const uint32_t SF_denorm = 0x00000001;\n const uint32_t SF_random = 0x346001d6;\n+const uint32_t SF_neg_two = 0xc0000000;\n \n const uint64_t DF_QNaN = 0x7ff8000000000000ULL;\n const uint64_t DF_SNaN = 0x7ff7000000000000ULL;\ndiff --git a/tests/tcg/hexagon/hvx_misc.h b/tests/tcg/hexagon/hvx_misc.h\nindex 2e868340fd..0330cb289d 100644\n--- a/tests/tcg/hexagon/hvx_misc.h\n+++ b/tests/tcg/hexagon/hvx_misc.h\n@@ -18,6 +18,8 @@\n #ifndef HVX_MISC_H\n #define HVX_MISC_H\n \n+#include \"hex_test.h\"\n+\n static inline void check(int line, int i, int j,\n uint64_t result, uint64_t expect)\n {\n@@ -34,8 +36,10 @@ typedef union {\n uint64_t ud[MAX_VEC_SIZE_BYTES / 8];\n int64_t d[MAX_VEC_SIZE_BYTES / 8];\n uint32_t uw[MAX_VEC_SIZE_BYTES / 4];\n+ uint32_t sf[MAX_VEC_SIZE_BYTES / 4]; /* convenience alias */\n int32_t w[MAX_VEC_SIZE_BYTES / 4];\n uint16_t uh[MAX_VEC_SIZE_BYTES / 2];\n+ uint16_t hf[MAX_VEC_SIZE_BYTES / 2]; /* convenience alias */\n int16_t h[MAX_VEC_SIZE_BYTES / 2];\n uint8_t ub[MAX_VEC_SIZE_BYTES / 1];\n int8_t b[MAX_VEC_SIZE_BYTES / 1];\n@@ -63,7 +67,9 @@ static inline void check_output_##FIELD(int line, size_t num_vectors) \\\n \n CHECK_OUTPUT_FUNC(d, 8)\n CHECK_OUTPUT_FUNC(w, 4)\n+CHECK_OUTPUT_FUNC(sf, 4)\n CHECK_OUTPUT_FUNC(h, 2)\n+CHECK_OUTPUT_FUNC(hf, 2)\n CHECK_OUTPUT_FUNC(b, 1)\n \n static inline void init_buffers(void)\n@@ -81,6 +87,33 @@ static inline void init_buffers(void)\n }\n }\n \n+static const uint32_t FP_VALUES[] = {\n+ SF_INF, SF_INF_neg, SF_QNaN, SF_QNaN_special, SF_SNaN, SF_QNaN_neg,\n+ SF_SNaN_neg, SF_HEX_NaN, SF_zero, SF_zero_neg, SF_one, SF_one_recip,\n+ SF_one_invsqrta, SF_two, SF_four, SF_small_neg, SF_large_pos, SF_any,\n+ SF_denorm, SF_random, SF_neg_two,\n+};\n+#define FP_VALUES_MAX ARRAY_SIZE(FP_VALUES)\n+\n+static inline void init_buffers_fp(void)\n+{\n+ _Static_assert(BUFSIZE * (MAX_VEC_SIZE_BYTES / 4) >\n+ FP_VALUES_MAX * FP_VALUES_MAX,\n+ \"test arrays can't fit all FP_VALUES combinations\");\n+ int counter1 = 0, counter2 = 0;\n+ for (int i = 0; i < BUFSIZE; i++) {\n+ for (int j = 0; j < MAX_VEC_SIZE_BYTES / 4; j++) {\n+ buffer0[i].sf[j] = FP_VALUES[counter1];\n+ buffer1[i].sf[j] = FP_VALUES[counter2];\n+ counter2++;\n+ if (counter2 == FP_VALUES_MAX) {\n+ counter2 = 0;\n+ counter1 = (counter1 + 1) % FP_VALUES_MAX;\n+ }\n+ }\n+ }\n+}\n+\n #define VEC_OP1(ASM, EL, IN, OUT) \\\n asm(\"v2 = vmem(%0 + #0)\\n\\t\" \\\n \"v2\" #EL \" = \" #ASM \"(v2\" #EL \")\\n\\t\" \\\n@@ -175,4 +208,12 @@ static inline void test_##NAME(bool invert) \\\n check_output_b(__LINE__, BUFSIZE); \\\n }\n \n+#define float_sf(x) ({ typeof(x) _x = (x); *((float *)&(_x)); })\n+#define float_hf(x) ({ typeof(x) _x = (x); *((_Float16 *) &(_x)); })\n+#define raw_sf(x) ({ typeof(x) _x = (x); *((uint32_t *)&(_x)); })\n+#define raw_hf(x) ({ typeof(x) _x = (x); *((uint16_t *)&(_x)); })\n+#define float_hf_to_sf(x) ((float)x)\n+#define bytes_hf 2\n+#define bytes_sf 4\n+\n #endif\ndiff --git a/tests/tcg/hexagon/fp_hvx.c b/tests/tcg/hexagon/fp_hvx.c\nnew file mode 100644\nindex 0000000000..a309654ed7\n--- /dev/null\n+++ b/tests/tcg/hexagon/fp_hvx.c\n@@ -0,0 +1,155 @@\n+/*\n+ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.\n+ *\n+ * SPDX-License-Identifier: GPL-2.0-or-later\n+ */\n+\n+#include <stdio.h>\n+#include <stdint.h>\n+#include <stdbool.h>\n+#include <string.h>\n+#include <hexagon_types.h>\n+#include <hvx_hexagon_protos.h>\n+\n+int err;\n+#include \"hvx_misc.h\"\n+\n+#if __HEXAGON_ARCH__ > 75\n+#error \"After v75, compiler will replace some FP HVX instructions.\"\n+#endif\n+\n+/******************************************************************************\n+ * NAN handling\n+ *****************************************************************************/\n+\n+#define isnan(X) \\\n+ (sizeof(X) == bytes_hf ? ((raw_hf(X) & ~0x8000) > 0x7c00) : \\\n+ ((raw_sf(X) & ~(1 << 31)) > 0x7f800000UL))\n+\n+#define CHECK_NAN(A, DEF_NAN) (isnan(A) ? DEF_NAN : (A))\n+#define NAN_SF float_sf(0x7FFFFFFF)\n+#define NAN_HF float_hf(0x7FFF)\n+\n+/******************************************************************************\n+ * Binary operations\n+ *****************************************************************************/\n+\n+#define DEF_TEST_OP_2(vop, op, type_res, type_arg) \\\n+ static void test_##vop##_##type_res##_##type_arg(void) \\\n+ { \\\n+ memset(expect, 0xff, sizeof(expect)); \\\n+ memset(output, 0xff, sizeof(output)); \\\n+ for (int i = 0; i < BUFSIZE; i++) { \\\n+ HVX_Vector *hvx_output = (HVX_Vector *)&output[i]; \\\n+ HVX_Vector hvx_buffer0 = *(HVX_Vector *)&buffer0[i]; \\\n+ HVX_Vector hvx_buffer1 = *(HVX_Vector *)&buffer1[i]; \\\n+ *hvx_output = \\\n+ Q6_V##type_res##_##vop##_V##type_arg##V##type_arg(hvx_buffer0, \\\n+ hvx_buffer1); \\\n+ for (int j = 0; j < MAX_VEC_SIZE_BYTES / bytes_##type_res; j++) { \\\n+ expect[i].type_res[j] = \\\n+ raw_##type_res(op(float_##type_arg(buffer0[i].type_arg[j]), \\\n+ float_##type_arg(buffer1[i].type_arg[j]))); \\\n+ } \\\n+ } \\\n+ check_output_##type_res(__LINE__, BUFSIZE); \\\n+ }\n+\n+#define SUM(X, Y, DEF_NAN) CHECK_NAN((X) + (Y), DEF_NAN)\n+#define SUB(X, Y, DEF_NAN) CHECK_NAN((X) - (Y), DEF_NAN)\n+#define MULT(X, Y, DEF_NAN) CHECK_NAN((X) * (Y), DEF_NAN)\n+\n+#define SUM_SF(X, Y) SUM(X, Y, NAN_SF)\n+#define SUM_HF(X, Y) SUM(X, Y, NAN_HF)\n+#define SUB_SF(X, Y) SUB(X, Y, NAN_SF)\n+#define SUB_HF(X, Y) SUB(X, Y, NAN_HF)\n+#define MULT_SF(X, Y) MULT(X, Y, NAN_SF)\n+#define MULT_HF(X, Y) MULT(X, Y, NAN_HF)\n+\n+DEF_TEST_OP_2(vadd, SUM_SF, sf, sf);\n+DEF_TEST_OP_2(vadd, SUM_HF, hf, hf);\n+DEF_TEST_OP_2(vsub, SUB_SF, sf, sf);\n+DEF_TEST_OP_2(vsub, SUB_HF, hf, hf);\n+DEF_TEST_OP_2(vmpy, MULT_SF, sf, sf);\n+DEF_TEST_OP_2(vmpy, MULT_HF, hf, hf);\n+\n+/******************************************************************************\n+ * Other tests\n+ *****************************************************************************/\n+\n+static void test_vdmpy_sf_hf(bool acc)\n+{\n+ memset(expect, 0xff, sizeof(expect));\n+\n+ for (int i = 0; i < BUFSIZE; i++) {\n+ HVX_Vector hvx_buffer0 = *(HVX_Vector *)&buffer0[i];\n+ HVX_Vector hvx_buffer1 = *(HVX_Vector *)&buffer1[i];\n+ HVX_Vector *hvx_output = (HVX_Vector *)&output[i];\n+\n+ uint32_t PREFIL_VAL = 0x111222;\n+ *hvx_output = Q6_V_vsplat_R(PREFIL_VAL);\n+\n+ if (!acc) {\n+ *hvx_output = Q6_Vsf_vdmpy_VhfVhf(hvx_buffer0, hvx_buffer1);\n+ } else {\n+ *hvx_output = Q6_Vsf_vdmpyacc_VsfVhfVhf(*hvx_output, hvx_buffer0,\n+ hvx_buffer1);\n+ }\n+\n+ for (int j = 0; j < MAX_VEC_SIZE_BYTES / 4; j++) {\n+ float a1 = float_hf_to_sf(float_hf(buffer0[i].hf[2 * j + 1]));\n+ float a2 = float_hf_to_sf(float_hf(buffer0[i].hf[2 * j]));\n+ float a3 = float_hf_to_sf(float_hf(buffer1[i].hf[2 * j + 1]));\n+ float a4 = float_hf_to_sf(float_hf(buffer1[i].hf[2 * j]));\n+ /*\n+ * Note, IEEE FP specifies +0.0 + -0.0 == +0.0. So we use -0.0 in\n+ * the default case to preserve the zero sign.\n+ */\n+ float prev = acc ? float_sf(PREFIL_VAL) : -0.0;\n+ expect[i].sf[j] = raw_sf(CHECK_NAN((a1 * a3) + (a2 * a4) + prev, NAN_SF));\n+ }\n+ }\n+ check_output_sf(__LINE__, BUFSIZE);\n+}\n+\n+static void test_new(void)\n+{\n+ asm volatile(\"r0 = #%2\\n\"\n+ \"v0 = vsplat(r0)\\n\"\n+ \"vmem(%1 + #0) = v0\\n\"\n+ \"r1 = #%3\\n\"\n+ \"v1 = vsplat(r1)\\n\"\n+ \"v2 = vsplat(r1)\\n\"\n+ \"{\\n\"\n+ \" v0.sf = vadd(v1.sf, v2.sf)\\n\"\n+ \" vmem(%0 + #0) = v0.new\\n\"\n+ \"}\\n\"\n+ :\n+ : \"r\"(output), \"r\"(expect), \"i\"(SF_two), \"i\"(SF_one)\n+ : \"r0\", \"r1\", \"v0\", \"v1\", \"v2\", \"memory\");\n+ check_output_w(__LINE__, 1);\n+}\n+\n+int main(void)\n+{\n+ init_buffers_fp();\n+\n+ /* add/sub */\n+ test_vadd_sf_sf();\n+ test_vadd_hf_hf();\n+ test_vsub_sf_sf();\n+ test_vsub_hf_hf();\n+\n+ /* multiply */\n+ test_vmpy_sf_sf();\n+ test_vmpy_hf_hf();\n+\n+ /* dot product */\n+ test_vdmpy_sf_hf(false);\n+ test_vdmpy_sf_hf(true);\n+\n+ test_new();\n+\n+ puts(err ? \"FAIL\" : \"PASS\");\n+ return err ? 1 : 0;\n+}\ndiff --git a/tests/tcg/hexagon/fp_hvx_disabled.c b/tests/tcg/hexagon/fp_hvx_disabled.c\nnew file mode 100644\nindex 0000000000..388a42e2b7\n--- /dev/null\n+++ b/tests/tcg/hexagon/fp_hvx_disabled.c\n@@ -0,0 +1,57 @@\n+/*\n+ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.\n+ *\n+ * SPDX-License-Identifier: GPL-2.0-or-later\n+ */\n+\n+#include <stdio.h>\n+#include <string.h>\n+#include <hexagon_types.h>\n+#include <hvx_hexagon_protos.h>\n+\n+int err;\n+#include \"hvx_misc.h\"\n+\n+static void test_disabled(void)\n+{\n+ memset(output, 0xAA, sizeof(output));\n+ memset(expect, 0, sizeof(expect));\n+ asm volatile(\"r0 = #0xff\\n\"\n+ \"v0 = vsplat(r0)\\n\"\n+ \"r1 = #0x1\\n\"\n+ \"v1 = vsplat(r1)\\n\"\n+ \"v2 = vsplat(r1)\\n\"\n+ \"v0.sf = vadd(v1.sf, v2.sf)\\n\"\n+ \"vmem(%0 + #0) = v0\\n\"\n+ :\n+ : \"r\"(output)\n+ : \"r0\", \"r1\", \"v0\", \"v1\", \"v2\", \"memory\");\n+ check_output_w(__LINE__, 1);\n+}\n+\n+static void test_disabled_with_new(void)\n+{\n+ memset(output, 0xAA, sizeof(output));\n+ memset(expect, 0, sizeof(expect));\n+ asm volatile(\"r0 = #0xff\\n\"\n+ \"v0 = vsplat(r0)\\n\"\n+ \"r1 = #0x1\\n\"\n+ \"v1 = vsplat(r1)\\n\"\n+ \"v2 = vsplat(r1)\\n\"\n+ \"{\\n\"\n+ \" v0.sf = vadd(v1.sf, v2.sf)\\n\"\n+ \" vmem(%0 + #0) = v0.new\\n\"\n+ \"}\\n\"\n+ :\n+ : \"r\"(output)\n+ : \"r0\", \"r1\", \"v0\", \"v1\", \"v2\", \"memory\");\n+ check_output_w(__LINE__, 1);\n+}\n+\n+int main(void)\n+{\n+ test_disabled();\n+ test_disabled_with_new();\n+ puts(err ? \"FAIL\" : \"PASS\");\n+ return err ? 1 : 0;\n+}\ndiff --git a/tests/tcg/hexagon/Makefile.target b/tests/tcg/hexagon/Makefile.target\nindex 549c95082f..afd3dd6d19 100644\n--- a/tests/tcg/hexagon/Makefile.target\n+++ b/tests/tcg/hexagon/Makefile.target\n@@ -50,6 +50,8 @@ HEX_TESTS += vector_add_int\n HEX_TESTS += scatter_gather\n HEX_TESTS += hvx_misc\n HEX_TESTS += hvx_histogram\n+HEX_TESTS += fp_hvx\n+HEX_TESTS += fp_hvx_disabled\n HEX_TESTS += invalid-slots\n HEX_TESTS += invalid-encoding\n HEX_TESTS += multiple-writes\n@@ -126,6 +128,12 @@ v68_hvx: CFLAGS += -mhvx -Wno-unused-function\n v69_hvx: v69_hvx.c hvx_misc.h\n v69_hvx: CFLAGS += -mhvx -Wno-unused-function\n v73_scalar: CFLAGS += -Wno-unused-function\n+fp_hvx: fp_hvx.c hvx_misc.h hex_test.h\n+fp_hvx: CFLAGS += -mhvx -mhvx-ieee-fp\n+fp_hvx_disabled: fp_hvx_disabled.c hvx_misc.h hex_test.h\n+fp_hvx_disabled: CFLAGS += -mhvx -mhvx-ieee-fp\n+\n+run-fp_hvx_disabled: QEMU_OPTS += -cpu v73,ieee-fp=false\n \n hvx_histogram: hvx_histogram.c hvx_histogram_row.S\n \t$(CC) $(CFLAGS) $(CROSS_CC_GUEST_CFLAGS) $^ -o $@ $(LDFLAGS)\n", "prefixes": [ "v4", "12/16" ] }