Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2222058/?format=api
{ "id": 2222058, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2222058/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/ebc920dfcffb0cade4baf5d0a7b8635486118744.1775843299.git.matheus.bernardino@oss.qualcomm.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<ebc920dfcffb0cade4baf5d0a7b8635486118744.1775843299.git.matheus.bernardino@oss.qualcomm.com>", "date": "2026-04-10T17:55:58", "name": "[v4,10/16] target/hexagon: add v68 HVX IEEE float compare insns", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "0be1bf4b8f09bcd451a21697d6c2dbe6e76cfd7b", "submitter": { "id": 90606, "url": "http://patchwork.ozlabs.org/api/1.1/people/90606/?format=api", "name": "Matheus Tavares Bernardino", "email": "matheus.bernardino@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/ebc920dfcffb0cade4baf5d0a7b8635486118744.1775843299.git.matheus.bernardino@oss.qualcomm.com/mbox/", "series": [ { "id": 499491, "url": "http://patchwork.ozlabs.org/api/1.1/series/499491/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=499491", "date": "2026-04-10T17:55:50", "name": "hexagon: add missing HVX float instructions", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/499491/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2222058/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2222058/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=kfUKsc4P;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=F8vkbSOT;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fsl0f2bwJz1y2d\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 11 Apr 2026 03:58:42 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wBG5s-0006sV-Or; Fri, 10 Apr 2026 13:56:36 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <matheus.bernardino@oss.qualcomm.com>)\n id 1wBG5p-0006qu-U1\n for qemu-devel@nongnu.org; Fri, 10 Apr 2026 13:56:33 -0400", "from mx0a-0031df01.pphosted.com ([205.220.168.131])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <matheus.bernardino@oss.qualcomm.com>)\n id 1wBG5l-0001fk-Su\n for qemu-devel@nongnu.org; Fri, 10 Apr 2026 13:56:33 -0400", "from pps.filterd (m0279863.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63AHoHSO4148794\n for <qemu-devel@nongnu.org>; Fri, 10 Apr 2026 17:56:20 GMT", "from mail-dl1-f70.google.com (mail-dl1-f70.google.com\n [74.125.82.70])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4deudgjcd6-1\n (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n for <qemu-devel@nongnu.org>; Fri, 10 Apr 2026 17:56:19 +0000 (GMT)", "by mail-dl1-f70.google.com with SMTP id\n a92af1059eb24-12c0ed22849so1126068c88.1\n for <qemu-devel@nongnu.org>; Fri, 10 Apr 2026 10:56:19 -0700 (PDT)", "from hu-mathbern-lv.qualcomm.com (Global_NAT1.qualcomm.com.\n [129.46.96.20]) by smtp.gmail.com with ESMTPSA id\n a92af1059eb24-12c3459f7ffsm4256271c88.3.2026.04.10.10.56.17\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Fri, 10 Apr 2026 10:56:17 -0700 (PDT)" ], "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n cc:content-transfer-encoding:date:from:in-reply-to:message-id\n :mime-version:references:subject:to; s=qcppdkim1; bh=2OUE2BZvCkh\n P3m2KzBqhz4prBprubJMeMyYTeAjRTI8=; b=kfUKsc4PtmF97uGgoiMqgX3gZQK\n IqUeIcHA45hKmWh2pShdi+3Y3nSK93gzdQHuFfThy0HnEMXhi2I56z0WgP+Y6aom\n 9Lxu31vBzKukTkzGlyEaKqE8ZeKAVRUsNRBv0XuAl6Vtt9d4ESZq+XOCkGuh5VJX\n wdsSR/S8mAN6ZqO0YUt4qs7BcOX045oGYza3gFXf87bpwHevpB3YyuAfBqxnXsHn\n lrtkBRdGNdcoO6rjb+U81lZdnHDU1eI5w1Ww7+GFm7qYYrQmxIqloCm5Q5R705Pk\n tNXS+Nnr6gbr+jI5Hv9jo6juRsNOu//JslEa23joncsNbBdnaF4/VIu0qqA==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775843779; x=1776448579; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=2OUE2BZvCkhP3m2KzBqhz4prBprubJMeMyYTeAjRTI8=;\n b=F8vkbSOTSJDmLRR0kFoht2Cx+24MRbQQGzyMCkTq/cDBQbcFUlaI7DH+s0AqzFrZtT\n /gXrgXZy2morUxjsJocploUsteRCQb/VdrbLCkU5Car5pwNcoRT9g1WDiwof3YNP60MB\n YXNn/+8ypL0fx5ILTnG14qs3hZZ1ot0a6zei2KDJFDS+NpTOslcCuPhnQBqTqotj/wWK\n buEkJUUV0bE3E5PukAYyAhtJY0bNqhE2VypDORzfeqNb3XGXm4yyydKFMVd/UnYJfLeu\n Y21QboYoQR+BjGsjhvvq/ASXc0Q63rkqLnHHTMBcGSKJNRXC5nSSPrmEmrgxICckaQ7L\n AnPA==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775843779; x=1776448579;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=2OUE2BZvCkhP3m2KzBqhz4prBprubJMeMyYTeAjRTI8=;\n b=NM/GXS8wciOKzMx+h12fvCLCC/uL135H63zqOoKxB7kKMuuZnU5onwNHMz9bevwEDm\n Bxq0qMRfZ4tZKY+Nw1LzqCZLrg7uqpg6WJVhRgzrUFHatOWF1LFwLzj5gCr38qjIg3Ub\n ts22lwoVn6fE8aM4/wjtTfMswAzhMDk32yBkAAb5AsVY06vGVMhGkEOWlUCxZx7tOKnf\n JtTh/o/Ac9viUc2iLoJq9TkqLDI2b8Wt9ah7FmtF8mRkHA9xSoveldqSpRpr7t6UZx00\n BTSvoE2QOdhXDKGkNWEGVzQf6f5dPQbc0bJsI+0zGCUgwD3gJHGa6zc5784Ct9SAdCqy\n /seA==", "X-Gm-Message-State": "AOJu0YwrNvmC1SuvJXaGbSW8KmfmzsPgLBaBTIum1oAbDJDC3Asb3FXV\n T4wDVDwJ/tOai2qsIJc1VLkbrBEfMfU3zLYYTrW/wG6fD5Qwfns+D7BA2H0b7TJFOz8Jfu11n6O\n DYmVj3SZZ8My2LvhE8PSR0P4vAfrFFVbI5nfyslv6ZS1XshPF7aS9uDdIbeMuxwDyTwpn", "X-Gm-Gg": "AeBDieu4r+FqVPLKLoVlmi0iWYMjuO6iRWGUFO0fmiL9rJ0gqLqWgz2kS4JsQ2k4yN/\n IC+ozwGoWPemRmAaTLF+8JKV3CWcVF4w/4H1sW839o0mp+8Cslz1V0rtOLOIk8lErSTejhaoVmu\n pOugIxX92a/p6rFZxi4oMjJbhTrhygXxfIgnhyHk7QVm/plfBLCL24HwEmDsfc/10Y3vN7goTY0\n YMEL/pLddVg8q454Q+T6zbEV3fDXiOYTFcuGUS51a9WU9fEx+aKX7wWBwPa7xYix5UFfOCe5ABU\n Z3vRTbp1DdWx2Gffp0MIxyLmQWJ885MpNGSpvj/6tEdeI/+3SK/YyIdVE6iAdUFcnztXEHo+ISe\n RF7we6MRaucKUTuv1xviAJbkZWhMwRMrHGeajkkah9UDzAdtbuyr+UiG0Pv8VpRzYUPA18fogrf\n 8J21Ck9Nle", "X-Received": [ "by 2002:a05:7022:439f:b0:12c:d3b:f0eb with SMTP id\n a92af1059eb24-12c28bff23bmr4142893c88.8.1775843778389;\n Fri, 10 Apr 2026 10:56:18 -0700 (PDT)", "by 2002:a05:7022:439f:b0:12c:d3b:f0eb with SMTP id\n a92af1059eb24-12c28bff23bmr4142879c88.8.1775843777787;\n Fri, 10 Apr 2026 10:56:17 -0700 (PDT)" ], "From": "Matheus Tavares Bernardino <matheus.bernardino@oss.qualcomm.com>", "To": "qemu-devel@nongnu.org", "Cc": "richard.henderson@linaro.org, ale@rev.ng, anjo@rev.ng,\n brian.cain@oss.qualcomm.com, ltaylorsimpson@gmail.com,\n marco.liebel@oss.qualcomm.com, philmd@linaro.org,\n quic_mburton@quicinc.com, sid.manning@oss.qualcomm.com", "Subject": "[PATCH v4 10/16] target/hexagon: add v68 HVX IEEE float compare insns", "Date": "Fri, 10 Apr 2026 10:55:58 -0700", "Message-Id": "\n <ebc920dfcffb0cade4baf5d0a7b8635486118744.1775843299.git.matheus.bernardino@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.37.2", "In-Reply-To": "<cover.1775843299.git.matheus.bernardino@oss.qualcomm.com>", "References": "<cover.1775843299.git.matheus.bernardino@oss.qualcomm.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-Proofpoint-ORIG-GUID": "L4Pv3UHQJgDebEQF2YQrJkDiwbrh5oZB", "X-Proofpoint-GUID": "L4Pv3UHQJgDebEQF2YQrJkDiwbrh5oZB", "X-Authority-Analysis": "v=2.4 cv=H/brBeYi c=1 sm=1 tr=0 ts=69d939c3 cx=c_pps\n a=SvEPeNj+VMjHSW//kvnxuw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=pGLkceISAAAA:8\n a=EUspDBNiAAAA:8 a=kUWl_rcrYXyUEKLnQikA:9 a=Kq8ClHjjuc5pcCNDwlU0:22", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDEwMDE2OCBTYWx0ZWRfX3fihM46dIFpC\n 5NswUCU+6hlF+37RCpFrRb+SJg5njeTYhQ6qDtnqaIiyW+xp9GDFKVVyLHWHkQkLUXVy+4yx8HZ\n mgQoE9igwih+JOd3UYHsA5a7b+L4uVAs8cLZ1KFfm8V6moTwaj0BdS4UxlVyw4FverSRX38nsYc\n k6xCEckwwmqHQ40JdXWOkuPLaDyoHkE0hpFusT3ahG9bhJYZ8+NpjUInCDJLsgW49QIhjp6CBNO\n 4MK0gTyvZEMVmqdSkamZ/gIQaftHdThP4xgM6JKrlFooZA9q9LZR5pSEdCOI4k01HwxuG7zJO1H\n g+mET8aJSzDum1Medu2m1vri3TdJ0JYqOAbvj6jskRw0ZY3E/eSWazcEhxCt4kCFxomaza3JW/v\n abmZ23I3jwCuhTozOglIJzDK2O+TBgA8JVDf/uGZkoqosiViUYNxKlzXVJE+hYoKIV73akUpUSw\n zsexz1urlIMpyuq1Rsg==", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-10_05,2026-04-09_02,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n priorityscore=1501 phishscore=0 adultscore=0 spamscore=0 lowpriorityscore=0\n suspectscore=0 malwarescore=0 bulkscore=0 impostorscore=0 clxscore=1015\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604100168", "Received-SPF": "pass client-ip=205.220.168.131;\n envelope-from=matheus.bernardino@oss.qualcomm.com;\n helo=mx0a-0031df01.pphosted.com", "X-Spam_score_int": "-27", "X-Spam_score": "-2.8", "X-Spam_bar": "--", "X-Spam_report": "(-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,\n RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Add HVX IEEE floating-point compare instructions:\n- V6_vgthf, V6_vgtsf: greater-than compare\n- V6_vgthf_and, V6_vgtsf_and: greater-than with predicate-and\n- V6_vgthf_or, V6_vgtsf_or: greater-than with predicate-or\n- V6_vgthf_xor, V6_vgtsf_xor: greater-than with predicate-xor\n\nReviewed-by: Taylor Simpson <ltaylorsimpson@gmail.com>\nSigned-off-by: Matheus Tavares Bernardino <matheus.bernardino@oss.qualcomm.com>\n---\n target/hexagon/mmvec/hvx_ieee_fp.h | 4 ++\n target/hexagon/mmvec/macros.h | 3 +\n target/hexagon/mmvec/hvx_ieee_fp.c | 48 +++++++++++++++\n target/hexagon/imported/mmvec/encode_ext.def | 10 ++++\n target/hexagon/imported/mmvec/ext.idef | 61 ++++++++++++++++++++\n 5 files changed, 126 insertions(+)", "diff": "diff --git a/target/hexagon/mmvec/hvx_ieee_fp.h b/target/hexagon/mmvec/hvx_ieee_fp.h\nindex bdc21e08f0..01728121eb 100644\n--- a/target/hexagon/mmvec/hvx_ieee_fp.h\n+++ b/target/hexagon/mmvec/hvx_ieee_fp.h\n@@ -25,4 +25,8 @@ float16 qf_min_hf(float16 a1, float16 a2, float_status *fp_status);\n int32_t conv_w_sf(float32 a, float_status *fp_status);\n int16_t conv_h_hf(float16 a, float_status *fp_status);\n \n+/* IEEE - FP compare instructions */\n+uint32_t cmpgt_sf(float32 a1, float32 a2, float_status *fp_status);\n+uint16_t cmpgt_hf(float16 a1, float16 a2, float_status *fp_status);\n+\n #endif\ndiff --git a/target/hexagon/mmvec/macros.h b/target/hexagon/mmvec/macros.h\nindex ac709d8993..318d44efb7 100644\n--- a/target/hexagon/mmvec/macros.h\n+++ b/target/hexagon/mmvec/macros.h\n@@ -356,4 +356,7 @@\n extract32(VAL, POS * 8, 8); \\\n } while (0);\n \n+#define fCMPGT_SF(A, B) cmpgt_sf(A, B, &env->hvx_fp_status)\n+#define fCMPGT_HF(A, B) cmpgt_hf(A, B, &env->hvx_fp_status)\n+\n #endif\ndiff --git a/target/hexagon/mmvec/hvx_ieee_fp.c b/target/hexagon/mmvec/hvx_ieee_fp.c\nindex 697f35b5ed..d7751adbe2 100644\n--- a/target/hexagon/mmvec/hvx_ieee_fp.c\n+++ b/target/hexagon/mmvec/hvx_ieee_fp.c\n@@ -87,3 +87,51 @@ int16_t conv_h_hf(float16 a, float_status *fp_status)\n }\n return float16_to_int16_round_to_zero(a, fp_status);\n }\n+\n+/*\n+ * Returns true if f1 > f2, where at least one of the elements is guaranteed\n+ * to be NaN.\n+ * Up to v73, Hexagon HVX IEEE FP follows this order:\n+ * QNaN > SNaN > +Inf > numbers > -Inf > SNaN_neg > QNaN_neg\n+ */\n+static bool float32_nan_compare(float32 f1, float32 f2, float_status *fp_status)\n+{\n+ /* opposite signs case */\n+ if (float32_is_neg(f1) != float32_is_neg(f2)) {\n+ return !float32_is_neg(f1);\n+ }\n+\n+ /* same sign case */\n+ bool result = (float32_is_any_nan(f1) && !float32_is_any_nan(f2)) ||\n+ (float32_is_quiet_nan(f1, fp_status) && !float32_is_quiet_nan(f2, fp_status));\n+ return float32_is_neg(f1) ? !result : result;\n+}\n+\n+static bool float16_nan_compare(float16 f1, float16 f2, float_status *fp_status)\n+{\n+ /* opposite signs case */\n+ if (float16_is_neg(f1) != float16_is_neg(f2)) {\n+ return !float16_is_neg(f1);\n+ }\n+\n+ /* same sign case */\n+ bool result = (float16_is_any_nan(f1) && !float16_is_any_nan(f2)) ||\n+ (float16_is_quiet_nan(f1, fp_status) && !float16_is_quiet_nan(f2, fp_status));\n+ return float16_is_neg(f1) ? !result : result;\n+}\n+\n+uint32_t cmpgt_sf(float32 a1, float32 a2, float_status *fp_status)\n+{\n+ if (float32_is_any_nan(a1) || float32_is_any_nan(a2)) {\n+ return float32_nan_compare(a1, a2, fp_status);\n+ }\n+ return float32_compare(a1, a2, fp_status) == float_relation_greater;\n+}\n+\n+uint16_t cmpgt_hf(float16 a1, float16 a2, float_status *fp_status)\n+{\n+ if (float16_is_any_nan(a1) || float16_is_any_nan(a2)) {\n+ return float16_nan_compare(a1, a2, fp_status);\n+ }\n+ return float16_compare(a1, a2, fp_status) == float_relation_greater;\n+}\ndiff --git a/target/hexagon/imported/mmvec/encode_ext.def b/target/hexagon/imported/mmvec/encode_ext.def\nindex c1ed1b6c23..3572e4de4c 100644\n--- a/target/hexagon/imported/mmvec/encode_ext.def\n+++ b/target/hexagon/imported/mmvec/encode_ext.def\n@@ -858,4 +858,14 @@ DEF_ENC(V6_vconv_w_sf,\"00011110--0--101PP1uuuuu001ddddd\")\n DEF_ENC(V6_vconv_hf_h,\"00011110--0--101PP1uuuuu100ddddd\")\n DEF_ENC(V6_vconv_h_hf,\"00011110--0--101PP1uuuuu010ddddd\")\n \n+/* IEEE FP compare instructions */\n+DEF_ENC(V6_vgtsf,\"00011100100vvvvvPP1uuuuu011100dd\")\n+DEF_ENC(V6_vgthf,\"00011100100vvvvvPP1uuuuu011101dd\")\n+DEF_ENC(V6_vgtsf_and,\"00011100100vvvvvPP1uuuuu110010xx\")\n+DEF_ENC(V6_vgthf_and,\"00011100100vvvvvPP1uuuuu110011xx\")\n+DEF_ENC(V6_vgtsf_or,\"00011100100vvvvvPP1uuuuu001100xx\")\n+DEF_ENC(V6_vgthf_or,\"00011100100vvvvvPP1uuuuu001101xx\")\n+DEF_ENC(V6_vgtsf_xor,\"00011100100vvvvvPP1uuuuu111010xx\")\n+DEF_ENC(V6_vgthf_xor,\"00011100100vvvvvPP1uuuuu111011xx\")\n+\n #endif /* NO MMVEC */\ndiff --git a/target/hexagon/imported/mmvec/ext.idef b/target/hexagon/imported/mmvec/ext.idef\nindex 788ce1d2ae..a7043d598c 100644\n--- a/target/hexagon/imported/mmvec/ext.idef\n+++ b/target/hexagon/imported/mmvec/ext.idef\n@@ -3143,6 +3143,67 @@ ITERATOR_INSN_SHIFT_SLOT_FLT(16, vconv_hf_h,\"Vd32.hf=Vu32.h\",\n \"Vector conversion of int hw format to hf16\",\n VdV.hf[i] = float16_val(int16_to_float16(VuV.h[i], &env->hvx_fp_status)))\n \n+/******************************************************************************\n+ * IEEE FP compare instructions\n+ ******************************************************************************/\n+\n+#define VCMPGT_SF(DEST, ASRC, ASRCOP, CMP, N, SRC, MASK, WIDTH) \\\n+{ \\\n+ for (fHIDE(int) i = 0; i < fVBYTES(); i += WIDTH) { \\\n+ fHIDE(int) VAL = fCMPGT_SF(VuV.SRC[i/WIDTH],VvV.SRC[i/WIDTH]) ? MASK : 0; \\\n+ fSETQBITS(DEST,WIDTH,MASK,i,ASRC ASRCOP VAL); \\\n+ } \\\n+}\n+\n+#define VCMPGT_HF(DEST, ASRC, ASRCOP, CMP, N, SRC, MASK, WIDTH) \\\n+{ \\\n+ for (fHIDE(int) i = 0; i < fVBYTES(); i += WIDTH) { \\\n+ fHIDE(int) VAL = fCMPGT_HF(VuV.SRC[i/WIDTH],VvV.SRC[i/WIDTH]) ? MASK : 0; \\\n+ fSETQBITS(DEST,WIDTH,MASK,i,ASRC ASRCOP VAL); \\\n+ } \\\n+}\n+\n+/* Vector SF compare */\n+#define MMVEC_CMPGT_SF(TYPE,TYPE2,DESCR,N,MASK,WIDTH,SRC) \\\n+ EXTINSN(V6_vgt##TYPE##_and, \"Qx4&=vcmp.gt(Vu32.\" TYPE2 \",Vv32.\" TYPE2 \")\", \\\n+ ATTRIBS(A_EXTENSION,A_CVI,A_CVI_VA,A_CVI_VA_2SRC,A_HVX_FLT), \\\n+ DESCR\" greater than with predicate-and\", \\\n+ VCMPGT_SF(QxV, fGETQBITS(QxV,WIDTH,MASK,i), &, \">\", N, SRC, MASK, WIDTH)) \\\n+ EXTINSN(V6_vgt##TYPE##_xor, \"Qx4^=vcmp.gt(Vu32.\" TYPE2 \",Vv32.\" TYPE2 \")\", \\\n+ ATTRIBS(A_EXTENSION,A_CVI,A_CVI_VA,A_CVI_VA_2SRC,A_HVX_FLT), \\\n+ DESCR\" greater than with predicate-xor\", \\\n+ VCMPGT_SF(QxV, fGETQBITS(QxV,WIDTH,MASK,i), ^, \">\", N, SRC, MASK, WIDTH)) \\\n+ EXTINSN(V6_vgt##TYPE##_or, \"Qx4|=vcmp.gt(Vu32.\" TYPE2 \",Vv32.\" TYPE2 \")\", \\\n+ ATTRIBS(A_EXTENSION,A_CVI,A_CVI_VA,A_CVI_VA_2SRC,A_HVX_FLT), \\\n+ DESCR\" greater than with predicate-or\", \\\n+ VCMPGT_SF(QxV, fGETQBITS(QxV,WIDTH,MASK,i), |, \">\", N, SRC, MASK, WIDTH)) \\\n+ EXTINSN(V6_vgt##TYPE, \"Qd4=vcmp.gt(Vu32.\" TYPE2 \",Vv32.\" TYPE2 \")\", \\\n+ ATTRIBS(A_EXTENSION,A_CVI,A_CVI_VA,A_CVI_VA_2SRC,A_HVX_FLT), \\\n+ DESCR\" greater than\", \\\n+ VCMPGT_SF(QdV, , , \">\", N, SRC, MASK, WIDTH))\n+\n+/* Vector HF compare */\n+#define MMVEC_CMPGT_HF(TYPE,TYPE2,DESCR,N,MASK,WIDTH,SRC) \\\n+ EXTINSN(V6_vgt##TYPE##_and, \"Qx4&=vcmp.gt(Vu32.\" TYPE2 \",Vv32.\" TYPE2 \")\", \\\n+ ATTRIBS(A_EXTENSION,A_CVI,A_CVI_VA,A_CVI_VA_2SRC,A_HVX_FLT), \\\n+ DESCR\" greater than with predicate-and\", \\\n+ VCMPGT_HF(QxV, fGETQBITS(QxV,WIDTH,MASK,i), &, \">\", N, SRC, MASK, WIDTH)) \\\n+ EXTINSN(V6_vgt##TYPE##_xor, \"Qx4^=vcmp.gt(Vu32.\" TYPE2 \",Vv32.\" TYPE2 \")\", \\\n+ ATTRIBS(A_EXTENSION,A_CVI,A_CVI_VA,A_CVI_VA_2SRC,A_HVX_FLT), \\\n+ DESCR\" greater than with predicate-xor\", \\\n+ VCMPGT_HF(QxV, fGETQBITS(QxV,WIDTH,MASK,i), ^, \">\", N, SRC, MASK, WIDTH)) \\\n+ EXTINSN(V6_vgt##TYPE##_or, \"Qx4|=vcmp.gt(Vu32.\" TYPE2 \",Vv32.\" TYPE2 \")\", \\\n+ ATTRIBS(A_EXTENSION,A_CVI,A_CVI_VA,A_CVI_VA_2SRC,A_HVX_FLT), \\\n+ DESCR\" greater than with predicate-or\", \\\n+ VCMPGT_HF(QxV, fGETQBITS(QxV,WIDTH,MASK,i), |, \">\", N, SRC, MASK, WIDTH)) \\\n+ EXTINSN(V6_vgt##TYPE, \"Qd4=vcmp.gt(Vu32.\" TYPE2 \",Vv32.\" TYPE2 \")\", \\\n+ ATTRIBS(A_EXTENSION,A_CVI,A_CVI_VA,A_CVI_VA_2SRC,A_HVX_FLT), \\\n+ DESCR\" greater than\", \\\n+ VCMPGT_HF(QdV, , , \">\", N, SRC, MASK, WIDTH))\n+\n+MMVEC_CMPGT_SF(sf,\"sf\",\"Vector sf Compare \", fVELEM(32), 0xF, 4, sf)\n+MMVEC_CMPGT_HF(hf,\"hf\",\"Vector hf Compare \", fVELEM(16), 0x3, 2, hf)\n+\n /******************************************************************************\n DEBUG Vector/Register Printing\n ******************************************************************************/\n", "prefixes": [ "v4", "10/16" ] }