Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2222047/?format=api
{ "id": 2222047, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2222047/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/7889db953a4d91781d4c669ab89a43ad8ed3fe6e.1775843299.git.matheus.bernardino@oss.qualcomm.com/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<7889db953a4d91781d4c669ab89a43ad8ed3fe6e.1775843299.git.matheus.bernardino@oss.qualcomm.com>", "date": "2026-04-10T17:55:51", "name": "[v4,03/16] target/hexagon/cpu: add HVX IEEE FP extension", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "33bb04349a581c339e2d51c9559093e9b1ee500e", "submitter": { "id": 90606, "url": "http://patchwork.ozlabs.org/api/1.1/people/90606/?format=api", "name": "Matheus Tavares Bernardino", "email": "matheus.bernardino@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/7889db953a4d91781d4c669ab89a43ad8ed3fe6e.1775843299.git.matheus.bernardino@oss.qualcomm.com/mbox/", "series": [ { "id": 499491, "url": "http://patchwork.ozlabs.org/api/1.1/series/499491/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=499491", "date": "2026-04-10T17:55:50", "name": "hexagon: add missing HVX float instructions", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/499491/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2222047/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2222047/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=UJQDbGAM;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=MSKN2o2s;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fskz70YNqz1y2d\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 11 Apr 2026 03:57:23 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wBG5a-0006nT-Er; Fri, 10 Apr 2026 13:56:18 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <matheus.bernardino@oss.qualcomm.com>)\n id 1wBG5Y-0006mf-PK\n for qemu-devel@nongnu.org; Fri, 10 Apr 2026 13:56:16 -0400", "from mx0a-0031df01.pphosted.com ([205.220.168.131])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <matheus.bernardino@oss.qualcomm.com>)\n id 1wBG5W-0001Xj-2I\n for qemu-devel@nongnu.org; Fri, 10 Apr 2026 13:56:16 -0400", "from pps.filterd (m0279865.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63AApPnH709117\n for <qemu-devel@nongnu.org>; Fri, 10 Apr 2026 17:56:11 GMT", "from mail-dy1-f200.google.com (mail-dy1-f200.google.com\n [74.125.82.200])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4deudj2dgw-1\n (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n for <qemu-devel@nongnu.org>; Fri, 10 Apr 2026 17:56:11 +0000 (GMT)", "by mail-dy1-f200.google.com with SMTP id\n 5a478bee46e88-2b81ff82e3cso1183653eec.0\n for <qemu-devel@nongnu.org>; Fri, 10 Apr 2026 10:56:11 -0700 (PDT)", "from hu-mathbern-lv.qualcomm.com (Global_NAT1.qualcomm.com.\n [129.46.96.20]) by smtp.gmail.com with ESMTPSA id\n a92af1059eb24-12c3459f7ffsm4256271c88.3.2026.04.10.10.56.09\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Fri, 10 Apr 2026 10:56:09 -0700 (PDT)" ], "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n cc:content-transfer-encoding:date:from:in-reply-to:message-id\n :mime-version:references:subject:to; s=qcppdkim1; bh=sangyG8tfzJ\n 3xLqN6HjSzyDmUUok+xf6sPcbdCH9vRw=; b=UJQDbGAMJu4SfaSY2CwMv6DwORw\n WN3ghlqfTcIJIIiFUXC5uR1GTy8WozcgEV87LlxAADBQB4di354GDy8JbO0wJOm2\n 8KG8dkHyy2PcbnmTWXL0vVgnjbLKgZSHSKt1X4Yc8dBGhkjeV3jaB3d0ikEeOG2+\n EwuHwhy910U0Rwzumos0dua9iSVZjYXNFD/rZGKPAWbWNeKiBxZTb7v0pkDdLKjO\n BJVBCKxrvMXz9nTDOVym74Qa5I0wVOSXI0TOSSAN9JoAiMe01NKD2clqcDn/z9jt\n GwLOwrYTq+04fmTdZJLjC+UFnv5qjC8WMJu6FzOeFIiFxD2ecBxuW3adc8A==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775843770; x=1776448570; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=sangyG8tfzJ3xLqN6HjSzyDmUUok+xf6sPcbdCH9vRw=;\n b=MSKN2o2s+2W0icQ9xu/BmPh1Nz6Haw4NerJf56zLKH5uZQD55vPiry0j147UgLzXr1\n 14xU38+29j87g/ggQ7dCrzIyEpSRGLGPiyS8Ahn+tQpoDvUAkErjo2UUtGHboyt3c3XZ\n Se1rw34oYgQepZIdL9al6/oLQ9ASPfslxS7G3DSCD32u3lz3bUDEBFGhJ4VJxZrV7nvM\n 1HniflGF5seIrZvCSR29yRPOCOmopVdiVQSyfwSo1jPNFwlSgoYLkR/S0EdCsxSms327\n HG2GU/mR2jsGqDk7FpR+S+Nda5ozsBA5yQZYlK3YoFUeypU8edoIuXYhoq4CQxsu7V4T\n IJfQ==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775843770; x=1776448570;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=sangyG8tfzJ3xLqN6HjSzyDmUUok+xf6sPcbdCH9vRw=;\n b=rgBsdcQ1tn0dZbKScgk01cBkXcJZkk4sGTqe41arhnb32b5lpMLtp6FtitzX94jXyI\n rmhQwSb1WZGcFV+ovInBjBD9ZTNI2Kp8Zm3B9ihtgJR6OLyITXJmhO/o7Zdk+NsRLn33\n eJOq0XrkvfhXjYKOXW5masxBp0Jf1vq3kyZvNZaTTYvS2GGkdsxsRYWTznztgxjkwsvY\n 9TGjGkwmMsOCtU94DEhLJVVwmKtFbwhUqG8pyONItFtDEKQGLomoDLBYVRxPhBAhXkLr\n XBZvphfUvCeX1eem/ZNIAHmb6vyjNEAZ6xyMN2X0I4fdD0Yqi3LttVVquevHPO9PQOmR\n fkwA==", "X-Gm-Message-State": "AOJu0YxTSe4YgvDynaGaBra2Rl/ijNgvGE5UjvQGAYLAMmhElDFeF3Ww\n +eclYSKryG8+GQlxGRUFUvHVhaiggv7mEsdFBDtGMXMn+U5mfyDexcKpa71rx3nX6jgvfs/TCWW\n h+mniybiqbEUawhqqZ1nk4VQ9QjiwZAAmY5A/hjJO6+jsKfRUDuarMzOnDBhy1TMx1/+u", "X-Gm-Gg": "AeBDies/TxIryyFGWqgmmsFTRfESIG6es21+ksEx0V4vUfaUyxtZpKNSEIrqCYjr86S\n kwbklFpaJwdwQU8Cn1GLIwMwKZRnsm6KzMWPJLIrd+0S++HN7rta5TMDUiGJ6FuGZb7YkueAEft\n CpojLUgLNZUMfaz+N7LcaJJAKdBPatcA0ZIOrihL42dHVggodYWM8r7DtSqxDgslU6cp5UhcmYK\n /kgrcSMyKX11ky72GOWKuDRzfMoitGaUAJGtlIXkzekE6ovYNAICkkRhay11qCZsXOWt9o6RSfO\n WdhDC8A9THLeePzF3wSumJ4C8zhxiYx7H56sQDuDm+bn52RS4tkA0r63a4zk0gvMZw6EF51FFjc\n KEtihMwV1bEFOTZfA18FyZacorl/iwd/ikx5LMLj9OAdD/NgWkpGacBPNYm9VOBn/ZhqasfO0L2\n OlsqMgULtP", "X-Received": [ "by 2002:a05:7022:6186:b0:12c:f77:f087 with SMTP id\n a92af1059eb24-12c28c2946emr4003215c88.12.1775843770226;\n Fri, 10 Apr 2026 10:56:10 -0700 (PDT)", "by 2002:a05:7022:6186:b0:12c:f77:f087 with SMTP id\n a92af1059eb24-12c28c2946emr4003210c88.12.1775843769681;\n Fri, 10 Apr 2026 10:56:09 -0700 (PDT)" ], "From": "Matheus Tavares Bernardino <matheus.bernardino@oss.qualcomm.com>", "To": "qemu-devel@nongnu.org", "Cc": "richard.henderson@linaro.org, ale@rev.ng, anjo@rev.ng,\n brian.cain@oss.qualcomm.com, ltaylorsimpson@gmail.com,\n marco.liebel@oss.qualcomm.com, philmd@linaro.org,\n quic_mburton@quicinc.com, sid.manning@oss.qualcomm.com", "Subject": "[PATCH v4 03/16] target/hexagon/cpu: add HVX IEEE FP extension", "Date": "Fri, 10 Apr 2026 10:55:51 -0700", "Message-Id": "\n <7889db953a4d91781d4c669ab89a43ad8ed3fe6e.1775843299.git.matheus.bernardino@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.37.2", "In-Reply-To": "<cover.1775843299.git.matheus.bernardino@oss.qualcomm.com>", "References": "<cover.1775843299.git.matheus.bernardino@oss.qualcomm.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-Proofpoint-ORIG-GUID": "x6PxLnRSRTR-FdkOCih8oSu_mCJ0nkt4", "X-Proofpoint-GUID": "x6PxLnRSRTR-FdkOCih8oSu_mCJ0nkt4", "X-Authority-Analysis": "v=2.4 cv=cKfQdFeN c=1 sm=1 tr=0 ts=69d939bb cx=c_pps\n a=PfFC4Oe2JQzmKTvty2cRDw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8\n a=3E6RppW8_B6KdyBj4qEA:9 a=6Ab_bkdmUrQuMsNx7PHu:22", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDEwMDE2OCBTYWx0ZWRfX5hK0sa8Mz+03\n zHLSECuu7xdPzD6y4Y42f8cHkTvIvFJJGyzC6V1AiLZOpGe4MYXINjYSmxBoc0okNP8LfrG9Egp\n eEEmdpqprAlKeFEZgihgIXWOCEICv1F9Z1x+sGSpOl4uvoNYSRqy3WVAQHCx8Px/l3epLLic1CD\n q7xKUuvCaYWbRpeWLEA7G0/FSHGqbBB4I2olC6ZmxZwaL46QgQA0lhtzWyubpIU68zf/ewBSYtF\n 0kaLJcP5pLrUCANWvgj5f4yEpi9SbBETJJJUXyTd4mo1q24pnrQmm8083zRFwydQHUikded1pml\n b+r/tKI2BawCNIqQ92rk+EqlK69PyjrB6WtBNfF9Y7FDwfNv807tBxVC7+x4ahSAlw4GP5OoGDS\n MNdkyeAzlUWX/H9RwIzrmHwxqpCU7MUQZRfF7tKVvjd0mDNStxvWEGtCw53B9B/M9YCQMI8FeKK\n IeIuJLWnmflBiuvTDdg==", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-10_05,2026-04-09_02,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n impostorscore=0 clxscore=1015 suspectscore=0 phishscore=0 lowpriorityscore=0\n adultscore=0 malwarescore=0 bulkscore=0 priorityscore=1501 spamscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604100168", "Received-SPF": "pass client-ip=205.220.168.131;\n envelope-from=matheus.bernardino@oss.qualcomm.com;\n helo=mx0a-0031df01.pphosted.com", "X-Spam_score_int": "-27", "X-Spam_score": "-2.8", "X-Spam_bar": "--", "X-Spam_report": "(-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,\n RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "This flag will be used to control the HVX IEEE float instructions, which\nare only available at some Hexagon cores. When unavailable, the\ninstruction effectively only set the destination registers to 0.\n\nSigned-off-by: Matheus Tavares Bernardino <matheus.bernardino@oss.qualcomm.com>\n---\n target/hexagon/cpu.h | 1 +\n target/hexagon/translate.h | 1 +\n target/hexagon/attribs_def.h.inc | 3 +++\n target/hexagon/cpu.c | 1 +\n target/hexagon/translate.c | 1 +\n target/hexagon/gen_tcg_funcs.py | 11 +++++++++++\n target/hexagon/hex_common.py | 25 +++++++++++++++++++++++++\n 7 files changed, 43 insertions(+)", "diff": "diff --git a/target/hexagon/cpu.h b/target/hexagon/cpu.h\nindex 85afd59277..77822a48b6 100644\n--- a/target/hexagon/cpu.h\n+++ b/target/hexagon/cpu.h\n@@ -127,6 +127,7 @@ struct ArchCPU {\n bool lldb_compat;\n target_ulong lldb_stack_adjust;\n bool short_circuit;\n+ bool ieee_fp_extension;\n };\n \n #include \"cpu_bits.h\"\ndiff --git a/target/hexagon/translate.h b/target/hexagon/translate.h\nindex b37cb49238..516aab7038 100644\n--- a/target/hexagon/translate.h\n+++ b/target/hexagon/translate.h\n@@ -70,6 +70,7 @@ typedef struct DisasContext {\n target_ulong branch_dest;\n bool is_tight_loop;\n bool short_circuit;\n+ bool ieee_fp_extension;\n bool read_after_write;\n bool has_hvx_overlap;\n TCGv new_value[TOTAL_PER_THREAD_REGS];\ndiff --git a/target/hexagon/attribs_def.h.inc b/target/hexagon/attribs_def.h.inc\nindex 9e3a05f882..c85cd5d17c 100644\n--- a/target/hexagon/attribs_def.h.inc\n+++ b/target/hexagon/attribs_def.h.inc\n@@ -173,5 +173,8 @@ DEF_ATTRIB(NOTE_SHIFT_RESOURCE, \"Uses the HVX shift resource.\", \"\", \"\")\n DEF_ATTRIB(RESTRICT_NOSLOT1_STORE, \"Packet must not have slot 1 store\", \"\", \"\")\n DEF_ATTRIB(RESTRICT_LATEPRED, \"Predicate can not be used as a .new.\", \"\", \"\")\n \n+/* HVX IEEE FP extension attributes */\n+DEF_ATTRIB(HVX_IEEE_FP, \"HVX IEEE FP extension instruction\", \"\", \"\")\n+\n /* Keep this as the last attribute: */\n DEF_ATTRIB(ZZ_LASTATTRIB, \"Last attribute in the file\", \"\", \"\")\ndiff --git a/target/hexagon/cpu.c b/target/hexagon/cpu.c\nindex ffd14bb467..8b72a5d3c8 100644\n--- a/target/hexagon/cpu.c\n+++ b/target/hexagon/cpu.c\n@@ -54,6 +54,7 @@ static const Property hexagon_cpu_properties[] = {\n DEFINE_PROP_UNSIGNED(\"lldb-stack-adjust\", HexagonCPU, lldb_stack_adjust, 0,\n qdev_prop_uint32, target_ulong),\n DEFINE_PROP_BOOL(\"short-circuit\", HexagonCPU, short_circuit, true),\n+ DEFINE_PROP_BOOL(\"ieee-fp\", HexagonCPU, ieee_fp_extension, true),\n };\n \n const char * const hexagon_regnames[TOTAL_PER_THREAD_REGS] = {\ndiff --git a/target/hexagon/translate.c b/target/hexagon/translate.c\nindex 633401451d..fa8f615a9e 100644\n--- a/target/hexagon/translate.c\n+++ b/target/hexagon/translate.c\n@@ -988,6 +988,7 @@ static void hexagon_tr_init_disas_context(DisasContextBase *dcbase,\n ctx->branch_cond = TCG_COND_NEVER;\n ctx->is_tight_loop = FIELD_EX32(hex_flags, TB_FLAGS, IS_TIGHT_LOOP);\n ctx->short_circuit = hex_cpu->short_circuit;\n+ ctx->ieee_fp_extension = hex_cpu->ieee_fp_extension;\n }\n \n static void hexagon_tr_tb_start(DisasContextBase *db, CPUState *cpu)\ndiff --git a/target/hexagon/gen_tcg_funcs.py b/target/hexagon/gen_tcg_funcs.py\nindex 87b7f10d7f..b752ec883c 100755\n--- a/target/hexagon/gen_tcg_funcs.py\n+++ b/target/hexagon/gen_tcg_funcs.py\n@@ -22,6 +22,14 @@\n import string\n import hex_common\n \n+def gen_disabled_ieee_insn(f, tag, regs):\n+ f.write(\" if (!ctx->ieee_fp_extension) {\\n\")\n+ for regtype, regid in regs:\n+ reg = hex_common.get_register(tag, regtype, regid)\n+ if reg.is_hvx_reg() and reg.is_written():\n+ reg.gen_zero(f)\n+ f.write(\" return;\\n\")\n+ f.write(\" }\\n\")\n \n ##\n ## Generate the TCG code to call the helper\n@@ -62,6 +70,9 @@ def gen_tcg_func(f, tag, regs, imms):\n i = 1 if immlett.isupper() else 0\n f.write(f\" int {hex_common.imm_name(immlett)} = insn->immed[{i}];\\n\")\n \n+ if \"A_HVX_IEEE_FP\" in hex_common.attribdict[tag]:\n+ gen_disabled_ieee_insn(f, tag, regs)\n+\n if hex_common.is_idef_parser_enabled(tag):\n declared = []\n ## Handle registers\ndiff --git a/target/hexagon/hex_common.py b/target/hexagon/hex_common.py\nindex c0e9f26aeb..e82a3da1e4 100755\n--- a/target/hexagon/hex_common.py\n+++ b/target/hexagon/hex_common.py\n@@ -723,6 +723,11 @@ def decl_tcg(self, f, tag, regno):\n TCGv_ptr {self.reg_tcg()} = tcg_temp_new_ptr();\n tcg_gen_addi_ptr({self.reg_tcg()}, tcg_env, {self.hvx_off()});\n \"\"\"))\n+ def gen_zero(self, f):\n+ f.write(code_fmt(f\"\"\"\\\n+ tcg_gen_gvec_dup_imm(MO_64, {self.hvx_off()},\n+ sizeof(MMVector), sizeof(MMVector), 0);\n+ \"\"\"))\n def gen_write(self, f, tag):\n pass\n def helper_hvx_desc(self, f):\n@@ -789,6 +794,11 @@ def decl_tcg(self, f, tag, regno):\n TCGv_ptr {self.reg_tcg()} = tcg_temp_new_ptr();\n tcg_gen_addi_ptr({self.reg_tcg()}, tcg_env, {self.hvx_off()});\n \"\"\"))\n+ def gen_zero(self, f):\n+ f.write(code_fmt(f\"\"\"\\\n+ tcg_gen_gvec_dup_imm(MO_64, {self.hvx_off()},\n+ sizeof(MMVector), sizeof(MMVector), 0);\n+ \"\"\"))\n def gen_write(self, f, tag):\n pass\n def helper_hvx_desc(self, f):\n@@ -821,6 +831,11 @@ def decl_tcg(self, f, tag, regno):\n vreg_src_off(ctx, {self.reg_num}),\n sizeof(MMVector), sizeof(MMVector));\n \"\"\"))\n+ def gen_zero(self, f):\n+ f.write(code_fmt(f\"\"\"\\\n+ tcg_gen_gvec_dup_imm(MO_64, {self.hvx_off()},\n+ sizeof(MMVector), sizeof(MMVector), 0);\n+ \"\"\"))\n def gen_write(self, f, tag):\n f.write(code_fmt(f\"\"\"\\\n gen_vreg_write(ctx, {self.hvx_off()}, {self.reg_num},\n@@ -854,6 +869,11 @@ def decl_tcg(self, f, tag, regno):\n TCGv_ptr {self.reg_tcg()} = tcg_temp_new_ptr();\n tcg_gen_addi_ptr({self.reg_tcg()}, tcg_env, {self.hvx_off()});\n \"\"\"))\n+ def gen_zero(self, f):\n+ f.write(code_fmt(f\"\"\"\\\n+ tcg_gen_gvec_dup_imm(MO_64, {self.hvx_off()},\n+ sizeof(MMVectorPair), sizeof(MMVectorPair), 0);\n+ \"\"\"))\n def gen_write(self, f, tag):\n pass\n def helper_hvx_desc(self, f):\n@@ -913,6 +933,11 @@ def decl_tcg(self, f, tag, regno):\n TCGv_ptr {self.reg_tcg()} = tcg_temp_new_ptr();\n tcg_gen_addi_ptr({self.reg_tcg()}, tcg_env, {self.hvx_off()});\n \"\"\"))\n+ def gen_zero(self, f):\n+ f.write(code_fmt(f\"\"\"\\\n+ tcg_gen_gvec_dup_imm(MO_64, {self.hvx_off()},\n+ sizeof(MMVectorPair), sizeof(MMVectorPair), 0);\n+ \"\"\"))\n def gen_write(self, f, tag):\n f.write(code_fmt(f\"\"\"\\\n gen_vreg_write_pair(ctx, {self.hvx_off()}, {self.reg_num},\n", "prefixes": [ "v4", "03/16" ] }