Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2221037/?format=api
{ "id": 2221037, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2221037/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260409-ls7a-bridge-fixes-v1-1-3650fedf1afc@rong.moe/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/1.1/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null }, "msgid": "<20260409-ls7a-bridge-fixes-v1-1-3650fedf1afc@rong.moe>", "date": "2026-04-08T17:56:57", "name": "[1/2] PCI: loongson: Move bridge device ids to file scope", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "d04ee0dac55682fb0b1ddac662270d72d2b82718", "submitter": { "id": 87882, "url": "http://patchwork.ozlabs.org/api/1.1/people/87882/?format=api", "name": "Rong Zhang", "email": "i@rong.moe" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/patch/20260409-ls7a-bridge-fixes-v1-1-3650fedf1afc@rong.moe/mbox/", "series": [ { "id": 499173, "url": "http://patchwork.ozlabs.org/api/1.1/series/499173/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=499173", "date": "2026-04-08T17:56:57", "name": "PCI: loongson: Do not ignore downstream devices on external bridges", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/499173/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2221037/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2221037/checks/", "tags": {}, "headers": { "Return-Path": "\n <linux-pci+bounces-52167-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=rong.moe header.i=i@rong.moe header.a=rsa-sha256\n header.s=zmail2048 header.b=FBe2kZ9R;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.234.253.10; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-52167-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=rong.moe header.i=i@rong.moe\n header.b=\"FBe2kZ9R\"", "smtp.subspace.kernel.org;\n arc=pass smtp.client-ip=136.143.188.15", "smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=rong.moe", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=rong.moe" ], "Received": [ "from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4frW4j31mBz1yD3\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 09 Apr 2026 03:57:57 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 126C03019047\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 8 Apr 2026 17:57:45 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 5373D3D8904;\n\tWed, 8 Apr 2026 17:57:44 +0000 (UTC)", "from sender4-op-o15.zoho.com (sender4-op-o15.zoho.com\n [136.143.188.15])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id ED9B13D47AC;\n\tWed, 8 Apr 2026 17:57:42 +0000 (UTC)", "by mx.zohomail.com with SMTPS id 1775671041919155.67752107933018;\n\tWed, 8 Apr 2026 10:57:21 -0700 (PDT)" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1775671064; cv=pass;\n b=cRn5uxZgoals8A6am08ACnhtbeAjzyGkuZYHr+QB68EK/QeN+7IEteLcZzrDNJSvAU1HZoUipH2bFCHrGD14rgz2cVZOwWqVIw+IANpb1214lx+Xbtcih8Jitu8q2jVpg7Xs2A1Fm+KJqNBLBQk0kPAjRuZIkIxk+7M/MvqCRGQ=", "i=1; a=rsa-sha256; t=1775671043; cv=none;\n\td=zohomail.com; s=zohoarc;\n\tb=I9LOUI6BZwMDLVKH9X/e4I7WTN94gmXQTrKzEMhqQC6dhXZZbWaSuQsRCt+sFMIIV/pWSb2G5wMWRMuwVqKB4k2FvUhu/zv7t4PQ0MLqNT6BEFSXa1yEJ7jPqv/6oOtBLWGbZrzg10rNBTgFE7JyXJpwhUoTk4gMvKDgItYpz28=" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1775671064; c=relaxed/simple;\n\tbh=EmPpMYylqfg+DgyC52WoNLJTF7BDDgSSmGdithsFnpQ=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=u4O8TzYjgPnwAeuZoDNBxMTGl1LKchd6Zo4ZKJml4d6KT/ZiijUPZWvfngCpu9hJV/1yXoxgbysF0pIdZ1yTwhZgTiAo17gUQl7SLiPixfmTMOL0eVf9V4S3KA7As2O9+ftPEVvYaJqDUiBZZ4AxkAgTssZzPf2x3uvRxfSvp7M=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com;\n s=zohoarc;\n\tt=1775671043;\n h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:MIME-Version:Message-ID:References:Subject:Subject:To:To:Message-Id:Reply-To;\n\tbh=6MyuPLfEw4cUfhZONOuruooW8MLfZecPIIFNtqPD4Lk=;\n\tb=m7/fnqP9ze3AFZbuHGw3CnKCr+yvu7xh7K2gQyjloiYrSkI+uh9sYDthoBBgcEZPgRy1NQ8E7/om5+k8N0Gas6vtG4YHgRD6JAOarnu6iyMtnRtCO7I1Bnineey6NzgL8jAoJY1I0Z+rXzxaTDCqwgR/nQrGRVB2RqlQuO1UVpE=" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=rong.moe;\n spf=pass smtp.mailfrom=rong.moe;\n dkim=pass (2048-bit key) header.d=rong.moe header.i=i@rong.moe\n header.b=FBe2kZ9R; arc=pass smtp.client-ip=136.143.188.15", "i=1; mx.zohomail.com;\n\tdkim=pass header.i=rong.moe;\n\tspf=pass smtp.mailfrom=i@rong.moe;\n\tdmarc=pass header.from=<i@rong.moe>" ], "DKIM-Signature": "v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1775671043;\n\ts=zmail2048; d=rong.moe; i=i@rong.moe;\n\th=From:From:Date:Date:Subject:Subject:MIME-Version:Content-Type:Content-Transfer-Encoding:Message-Id:Message-Id:References:In-Reply-To:To:To:Cc:Cc:Reply-To;\n\tbh=6MyuPLfEw4cUfhZONOuruooW8MLfZecPIIFNtqPD4Lk=;\n\tb=FBe2kZ9RO9Cvput/F01YvvQAr/yQmpxuyyKmcxIohTkUDCvxJJAjDFYQYpQcvry4\n\tojHqQYXQsUJP5E1FxWiEaupjFtlqRIyXUXYfdqjdfHP0GzAifEQMIQpXiwBD6V9RY1a\n\tJhiT9yFEbfP2g/oh9C/al97ctuSLOQB6t2xDfuORMYOPlrGx3uh183L9VxFz1ngw3Kg\n\tKF8qF5TorapMWKzHk5/D8ER9DxJ6WSpafoPUtgBU5LIL3MjfVaFiJV/bcBylufsW4lf\n\t9gbVXAxGORlqVKwJN72kY638S5mdZFwWIQx7OmUJ6dmoE+uOkKENXLgNvq8Z/IVjQ35\n\tLA+raWiHWw==", "From": "Rong Zhang <i@rong.moe>", "Date": "Thu, 09 Apr 2026 01:56:57 +0800", "Subject": "[PATCH 1/2] PCI: loongson: Move bridge device ids to file scope", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "Message-Id": "<20260409-ls7a-bridge-fixes-v1-1-3650fedf1afc@rong.moe>", "References": "<20260409-ls7a-bridge-fixes-v1-0-3650fedf1afc@rong.moe>", "In-Reply-To": "<20260409-ls7a-bridge-fixes-v1-0-3650fedf1afc@rong.moe>", "To": "Lorenzo Pieralisi <lpieralisi@kernel.org>, =?utf-8?q?Krzysztof_Wilczy?=\n\t=?utf-8?q?=C5=84ski?= <kwilczynski@kernel.org>,\n Manivannan Sadhasivam <mani@kernel.org>, Rob Herring <robh@kernel.org>,\n Bjorn Helgaas <bhelgaas@google.com>, Huacai Chen <chenhuacai@kernel.org>", "Cc": "linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org,\n Jiaxun Yang <jiaxun.yang@flygoat.com>,\n \"Lain \\\"Fearyncess\\\" Yang\" <i@lain.vg>, Rong Zhang <i@rong.moe>", "X-Mailer": "b4 0.16-dev-7777e", "X-ZohoMailClient": "External" }, "content": "There is a pci_device_id array for the internal bridges of Loongson PCI\nhost controllers declared inside loongson_set_min_mrrs_quirk().\n\nMove it to the file scope so that it can be used by other functions.\n\nFixes: 2410e3301fcc (\"PCI: loongson: Don't access non-existent devices\")\nCo-developed-by: Jiaxun Yang <jiaxun.yang@flygoat.com>\nSigned-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>\nCo-developed-by: Lain \"Fearyncess\" Yang <i@lain.vg>\nSigned-off-by: Lain \"Fearyncess\" Yang <i@lain.vg>\nSigned-off-by: Rong Zhang <i@rong.moe>\n---\n drivers/pci/controller/pci-loongson.c | 25 +++++++++++++------------\n 1 file changed, 13 insertions(+), 12 deletions(-)", "diff": "diff --git a/drivers/pci/controller/pci-loongson.c b/drivers/pci/controller/pci-loongson.c\nindex bc630ab8a283..8b1a3a03dc51 100644\n--- a/drivers/pci/controller/pci-loongson.c\n+++ b/drivers/pci/controller/pci-loongson.c\n@@ -80,6 +80,18 @@ DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_LOONGSON,\n DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_LOONGSON,\n \t\t\tDEV_LS7A_LPC, system_bus_quirk);\n \n+static const struct pci_device_id loongson_internal_bridge_devids[] = {\n+\t{ PCI_VDEVICE(LOONGSON, DEV_LS2K_PCIE_PORT0) },\n+\t{ PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT0) },\n+\t{ PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT1) },\n+\t{ PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT2) },\n+\t{ PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT3) },\n+\t{ PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT4) },\n+\t{ PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT5) },\n+\t{ PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT6) },\n+\t{ 0, },\n+};\n+\n /*\n * Some Loongson PCIe ports have hardware limitations on their Maximum Read\n * Request Size. They can't handle anything larger than this. Sane\n@@ -92,24 +104,13 @@ static void loongson_set_min_mrrs_quirk(struct pci_dev *pdev)\n {\n \tstruct pci_bus *bus = pdev->bus;\n \tstruct pci_dev *bridge;\n-\tstatic const struct pci_device_id bridge_devids[] = {\n-\t\t{ PCI_VDEVICE(LOONGSON, DEV_LS2K_PCIE_PORT0) },\n-\t\t{ PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT0) },\n-\t\t{ PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT1) },\n-\t\t{ PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT2) },\n-\t\t{ PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT3) },\n-\t\t{ PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT4) },\n-\t\t{ PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT5) },\n-\t\t{ PCI_VDEVICE(LOONGSON, DEV_LS7A_PCIE_PORT6) },\n-\t\t{ 0, },\n-\t};\n \n \t/* look for the matching bridge */\n \twhile (!pci_is_root_bus(bus)) {\n \t\tbridge = bus->self;\n \t\tbus = bus->parent;\n \n-\t\tif (pci_match_id(bridge_devids, bridge)) {\n+\t\tif (pci_match_id(loongson_internal_bridge_devids, bridge)) {\n \t\t\tif (pcie_get_readrq(pdev) > 256) {\n \t\t\t\tpci_info(pdev, \"limiting MRRS to 256\\n\");\n \t\t\t\tpcie_set_readrq(pdev, 256);\n", "prefixes": [ "1/2" ] }