Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2220942/?format=api
{ "id": 2220942, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2220942/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/patch/20260408091136.2794546-4-varadarajan.narayanan@oss.qualcomm.com/", "project": { "id": 18, "url": "http://patchwork.ozlabs.org/api/1.1/projects/18/?format=api", "name": "U-Boot", "link_name": "uboot", "list_id": "u-boot.lists.denx.de", "list_email": "u-boot@lists.denx.de", "web_url": null, "scm_url": null, "webscm_url": null }, "msgid": "<20260408091136.2794546-4-varadarajan.narayanan@oss.qualcomm.com>", "date": "2026-04-08T09:11:30", "name": "[v1,3/9] clk/qcom: add initial clock driver for ipq5210", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": false, "hash": "3783cd0d4559d6ccee77856e160905ea31a40421", "submitter": { "id": 92283, "url": "http://patchwork.ozlabs.org/api/1.1/people/92283/?format=api", "name": "Varadarajan Narayanan", "email": "varadarajan.narayanan@oss.qualcomm.com" }, "delegate": { "id": 151538, "url": "http://patchwork.ozlabs.org/api/1.1/users/151538/?format=api", "username": "kcxt", "first_name": "Casey", "last_name": "Connolly", "email": "casey.connolly@linaro.org" }, "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/20260408091136.2794546-4-varadarajan.narayanan@oss.qualcomm.com/mbox/", "series": [ { "id": 499137, "url": "http://patchwork.ozlabs.org/api/1.1/series/499137/?format=api", "web_url": "http://patchwork.ozlabs.org/project/uboot/list/?series=499137", "date": "2026-04-08T09:11:27", "name": "Qualcomm IPQ5210 SoC bringup", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/499137/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2220942/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2220942/checks/", "tags": {}, "headers": { "Return-Path": "<u-boot-bounces@lists.denx.de>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=kzS152s4;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=N95y1NKn;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de\n (client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; helo=phobos.denx.de;\n envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org)", "phobos.denx.de;\n dmarc=none (p=none dis=none) header.from=oss.qualcomm.com", "phobos.denx.de;\n spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de", "phobos.denx.de;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"kzS152s4\";\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"N95y1NKn\";\n\tdkim-atps=neutral", "phobos.denx.de; dmarc=none (p=none dis=none)\n header.from=oss.qualcomm.com", "phobos.denx.de; spf=pass\n smtp.mailfrom=varadarajan.narayanan@oss.qualcomm.com" ], "Received": [ "from phobos.denx.de (phobos.denx.de\n [IPv6:2a01:238:438b:c500:173d:9f52:ddab:ee01])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4frNNf5NCqz1yD3\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 08 Apr 2026 22:56:18 +1000 (AEST)", "from h2850616.stratoserver.net (localhost [IPv6:::1])\n\tby phobos.denx.de (Postfix) with ESMTP id 638528418C;\n\tWed, 8 Apr 2026 14:55:32 +0200 (CEST)", "by phobos.denx.de (Postfix, from userid 109)\n id F29F7838BB; Wed, 8 Apr 2026 11:12:30 +0200 (CEST)", "from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits))\n (No client certificate requested)\n by phobos.denx.de (Postfix) with ESMTPS id EE95580433\n for <u-boot@lists.denx.de>; Wed, 8 Apr 2026 11:12:26 +0200 (CEST)", "from pps.filterd (m0279871.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 6387VRh51259200\n for <u-boot@lists.denx.de>; Wed, 8 Apr 2026 09:12:25 GMT", "from mail-pl1-f198.google.com (mail-pl1-f198.google.com\n [209.85.214.198])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ddbttsswh-1\n (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n for <u-boot@lists.denx.de>; Wed, 08 Apr 2026 09:12:24 +0000 (GMT)", "by mail-pl1-f198.google.com with SMTP id\n d9443c01a7336-2b0c92ff4ebso77797405ad.2\n for <u-boot@lists.denx.de>; Wed, 08 Apr 2026 02:12:24 -0700 (PDT)", "from hu-varada-blr.qualcomm.com\n (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b27478945asm260020325ad.28.2026.04.08.02.12.12\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 08 Apr 2026 02:12:22 -0700 (PDT)" ], "X-Spam-Checker-Version": "SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de", "X-Spam-Level": "", "X-Spam-Status": "No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,\n DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED,\n RCVD_IN_VALIDITY_CERTIFIED_BLOCKED,RCVD_IN_VALIDITY_RPBL_BLOCKED,\n SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.2", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n cc:content-transfer-encoding:date:from:in-reply-to:message-id\n :mime-version:references:subject:to; s=qcppdkim1; bh=EeMcpicEVGz\n 26VJ4q6kUTiEUTbBHjltnzjtT0vSHomI=; b=kzS152s4Jb0HJaVZXA+nj2LqOgm\n ndWPZvE3LJEZqyZ6kOrkaPJbOvn0MxI9TpZQ5HywTg2HCZou1yhuZUv2WKz9xVr+\n AQd2QW31b1LfihhKrLgeXwfRj2v5K3EgLpdIym7CV60EeyxWO7nrMFuAXtg8weZ5\n uvEkKa8jtMQqloJAiJLvrAyNxfXhOtg0+6gCwPWmOjAosA24gaeVIH0FvzjplhEJ\n HqKsei+2uCs8bNSnunnoGeEODadSaO9L+eOkTYir31kaciizuiVbMM0Q/VdREYXr\n 1v36za8UC7+df7V4pGvIaTuJ8/OEFv9H42cty7wLnkxSNiqQjmG3JkC2FRw==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775639544; x=1776244344; darn=lists.denx.de;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=EeMcpicEVGz26VJ4q6kUTiEUTbBHjltnzjtT0vSHomI=;\n b=N95y1NKntS9w6nk3IVk+UO9QEWBSwhT1qkTs2oYhi9TPkEG71wwIi9Nfcf0Mh7u+de\n oKO0c7vcLX4bBIpPgKulgCudJbLuqtDYg2JbsEW7qE+I90FbMDe+JacMq2RFvLKwkzoa\n AkEYzIRQ4O3M7p2VwksZp3WZ4hQD2NR9KZqcxMONOs0Ij4f+tGMLhO0l8mISHRLsO3yi\n e477WJJLzVT8q09WjNOuw4e3cY5U0qfDfiACAt0+jy+JKlXK/25ITdEVi+hAAaDnZzqN\n Z3c3hSF5OkJ2G4OAAVVvF+BXIvb5XHiztV2MaOgZ6qB6Dsmuav9Dti+Q4wUQYENft6AR\n A+EQ==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775639544; x=1776244344;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=EeMcpicEVGz26VJ4q6kUTiEUTbBHjltnzjtT0vSHomI=;\n b=Bjxzvx4ZgaaBvJRImzADKBFYHlkZXs/EtMZluV5aCxMowbfcVrbRgLWfGmV8X+2424\n D4MZ/VKVsREZdEMsnFZSHaiyTCoPBM6YeSeYc/6SV1zYIAmq6ySE+w81LTXvST9oqH2t\n 426Ays1+BptTqqIS9O8f26Oh1bIWoYTXTVJxFCNyMn8yQ5QcTHFvc4S9LgNryElsxTsX\n 0sgaMi6B4/EtRnnDPIAcjCGDunF+nwWDbWzHPQg2fr7l2Doa/jAiYyPsBtFyEvbImqD0\n 6R6MItsONRpgPVyOzuO1XCy5399BCqAwiFhq3Cpvui4lpFCJCth1H2Lw2iHTnNcHm960\n Frvw==", "X-Forwarded-Encrypted": "i=1;\n AJvYcCUnbIfzEGEocpVyqXM0+92FZ+cySB2b92DtZIo3MXzjhmzog1q/Bo9wK7qBQkHAxqPbgbCkXTM=@lists.denx.de", "X-Gm-Message-State": "AOJu0Yx2/bQXBmusrHHGsdLe6H0a7Uidwp+EegwjyKPI3HsZcWEXY4rR\n anuq+Pcl6rychZxk9dbEGW6nYoIs8zuFiwDKvfuzf3C5PclqwjAW7THHug/QNF1KZRNqNLfxMlj\n xFL9Ix97X06TSdFB9Npz5jTeLpVJW79wfoKHpdV8s3a1k7KUysRcPS6YO", "X-Gm-Gg": "AeBDievuSQjKHJ17h4jk5DwoI/kt9bD33OZ1J9laKQeyWPb5blc/kPfUgGXE9anz+zH\n 5u53p8WURVNYfG55UTFTKl6uB9WUdv9egg5gsVl34TdKe1ANFLkVKgMxLED7ljRod5qVGAJVpyz\n 3ODDogkp3kjoqw/DufZ/KPNkIWnXz7wFZnrRETRffygkFDpSIqRbKyn4VAI3x32oMFjCssto4hc\n ueCaDflsMg9HPLiCs77eOizlKkpJOjIfb2J7Mn24EwGczs3wN+M2xIfBKSesstFkeKjap05QU7a\n euChdDdoPex5O3odJdpSJslnWrRpIIj6Wl4sfw1mch4RFQ6Evup6nbGlr6Xii6eBYqZz4m67bnh\n yunLsweXbor3jkbWfwwV5aup12UbbFUJ/ICzwFNEoaV8I/SZgKKcYZI2vxUHkuA2/iNMGYN2M4j\n P6dWATW3/ZeQdJ3Uzh+pcpmO+xbKwsjLc8qxWShcNCaq8yAj9pk4I=", "X-Received": [ "by 2002:a17:903:1ac3:b0:2b0:673a:7c85 with SMTP id\n d9443c01a7336-2b2818ee1f6mr208653415ad.37.1775639543684;\n Wed, 08 Apr 2026 02:12:23 -0700 (PDT)", "by 2002:a17:903:1ac3:b0:2b0:673a:7c85 with SMTP id\n d9443c01a7336-2b2818ee1f6mr208653085ad.37.1775639543178;\n Wed, 08 Apr 2026 02:12:23 -0700 (PDT)" ], "From": "Varadarajan Narayanan <varadarajan.narayanan@oss.qualcomm.com>", "To": "rayagonda.kokatanur@broadcom.com, trini@konsulko.com,\n casey.connolly@linaro.org, neil.armstrong@linaro.org,\n sumit.garg@kernel.org, peng.fan@nxp.com, jh80.chung@samsung.com,\n lukma@denx.de, anshuld@ti.com, tingting.meng@altera.com,\n alif.zakuan.yuslaimi@altera.com, alice.guo@nxp.com,\n quentin.schulz@cherry.de, ilias.apalodimas@linaro.org,\n varadarajan.narayanan@oss.qualcomm.com, xypron.glpk@gmx.de,\n mkorpershoek@kernel.org, afd@ti.com, andre.przywara@arm.com,\n h-salunke@ti.com, dario.binacchi@amarulasolutions.com, ye.li@nxp.com,\n dinesh.maniyam@altera.com, danila@jiaxyga.com, adrian@mainlining.org,\n luca.weiss@fairphone.com, balaji.selvanathan@oss.qualcomm.com,\n aswin.murugan@oss.qualcomm.com, david.wronek@mainlining.org,\n alexeymin@postmarketos.org, james.hilliard1@gmail.com,\n philip.molloy@analog.com, miquel.raynal@bootlin.com,\n malysagreg@gmail.com, richard.genoud@bootlin.com, sughosh.ganu@arm.com,\n u-boot@lists.denx.de, u-boot-qcom@groups.io", "Cc": "snlakshm@qti.qualcomm.com, gopinath.sekar@oss.qualcomm.com", "Subject": "[PATCH v1 3/9] clk/qcom: add initial clock driver for ipq5210", "Date": "Wed, 8 Apr 2026 14:41:30 +0530", "Message-Id": "<20260408091136.2794546-4-varadarajan.narayanan@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.34.1", "In-Reply-To": "<20260408091136.2794546-1-varadarajan.narayanan@oss.qualcomm.com>", "References": "<20260408091136.2794546-1-varadarajan.narayanan@oss.qualcomm.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-Proofpoint-ORIG-GUID": "z4U50w1F7BW2PaDmiJNYQFbPBIkf93DV", "X-Proofpoint-GUID": "z4U50w1F7BW2PaDmiJNYQFbPBIkf93DV", "X-Authority-Analysis": "v=2.4 cv=TOt1jVla c=1 sm=1 tr=0 ts=69d61bf8 cx=c_pps\n a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8\n a=ttnG5VEth79ohM5wMFYA:9 a=tjWZ8NC-rebGB_hs:21 a=GvdueXVYPmCkWapjIL-Q:22", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDA4MDA4MiBTYWx0ZWRfX3OLZc4jfbkB0\n 4dW5jK1QelYuyKWwPrKp6ylOE4AN/UnbyrP2rvfkXYY2cq9F+JBZUFC8+Em7Ms+XxHB7riH2ogE\n GeVROrZ0W2bIwqquypg+/rRqFEqEAJGvF5GhTJCYOgEwk01aROSdqYqTAt95zf//QjgzfuCCKe9\n oe4LskaWiSdH2D3RpePkw/LPAHK9zqHSca6FzybPr4pR6glY3iQQsenv6XstxzEj6Ai20ikATSr\n smJlL9MbQBA7sVMGl7SYtKr1WE18zT8YXuMgIuKzxsWwbZpc7TU02DBX5KC8EaXgUPU5Sun1Jfw\n wvNFn+H0XOTeIE+mPwbPiOCGFSTeuBjKaZxH4RD55tqdWUYpWTyb2WkImYSMVwlr40Glvh5iXR0\n Hml/TK9RitkB/umBVyePIN3S+i9xSRSIHtpQftzBcWDcTuriLzvNArAqvQKRmJ/7Pxad9MtrMM7\n J8siUVedUuZyW+SUIcA==", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-08_03,2026-04-08_01,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n malwarescore=0 suspectscore=0 spamscore=0 adultscore=0 impostorscore=0\n lowpriorityscore=0 phishscore=0 bulkscore=0 clxscore=1011 priorityscore=1501\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604080082", "X-Mailman-Approved-At": "Wed, 08 Apr 2026 14:55:29 +0200", "X-BeenThere": "u-boot@lists.denx.de", "X-Mailman-Version": "2.1.39", "Precedence": "list", "List-Id": "U-Boot discussion <u-boot.lists.denx.de>", "List-Unsubscribe": "<https://lists.denx.de/options/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=unsubscribe>", "List-Archive": "<https://lists.denx.de/pipermail/u-boot/>", "List-Post": "<mailto:u-boot@lists.denx.de>", "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>", "List-Subscribe": "<https://lists.denx.de/listinfo/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=subscribe>", "Errors-To": "u-boot-bounces@lists.denx.de", "Sender": "\"U-Boot\" <u-boot-bounces@lists.denx.de>", "X-Virus-Scanned": "clamav-milter 0.103.8 at phobos.denx.de", "X-Virus-Status": "Clean" }, "content": "Add initial set of clocks and resets for enabling U-Boot on ipq5210\nbased RDP platforms.\n\nSigned-off-by: Varadarajan Narayanan <varadarajan.narayanan@oss.qualcomm.com>\n---\n drivers/clk/qcom/Kconfig | 8 +++\n drivers/clk/qcom/Makefile | 1 +\n drivers/clk/qcom/clock-ipq5210.c | 97 ++++++++++++++++++++++++++++++++\n 3 files changed, 106 insertions(+)\n create mode 100644 drivers/clk/qcom/clock-ipq5210.c", "diff": "diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig\nindex 8504ed5d656..a0a8778d5f0 100644\n--- a/drivers/clk/qcom/Kconfig\n+++ b/drivers/clk/qcom/Kconfig\n@@ -31,6 +31,14 @@ config CLK_QCOM_IPQ4019\n \t on the Snapdragon IPQ4019 SoC. This driver supports the clocks\n \t and resets exposed by the GCC hardware block.\n \n+config CLK_QCOM_IPQ5210\n+\tbool \"Qualcomm IPQ5210 GCC\"\n+\tselect CLK_QCOM\n+\thelp\n+\t Say Y here to enable support for the Global Clock Controller\n+\t on the Qualcomm IPQ5210 SoC. This driver supports the clocks\n+\t and resets exposed by the GCC hardware block.\n+\n config CLK_QCOM_IPQ5424\n \tbool \"Qualcomm IPQ5424 GCC\"\n \tselect CLK_QCOM\ndiff --git a/drivers/clk/qcom/Makefile b/drivers/clk/qcom/Makefile\nindex 82a5b166196..7116be963e7 100644\n--- a/drivers/clk/qcom/Makefile\n+++ b/drivers/clk/qcom/Makefile\n@@ -7,6 +7,7 @@ obj-$(CONFIG_CLK_QCOM_SDM845) += clock-sdm845.o\n obj-$(CONFIG_CLK_QCOM_APQ8016) += clock-apq8016.o\n obj-$(CONFIG_CLK_QCOM_APQ8096) += clock-apq8096.o\n obj-$(CONFIG_CLK_QCOM_IPQ4019) += clock-ipq4019.o\n+obj-$(CONFIG_CLK_QCOM_IPQ5210) += clock-ipq5210.o\n obj-$(CONFIG_CLK_QCOM_IPQ5424) += clock-ipq5424.o\n obj-$(CONFIG_CLK_QCOM_IPQ9574) += clock-ipq9574.o\n obj-$(CONFIG_CLK_QCOM_QCM2290) += clock-qcm2290.o\ndiff --git a/drivers/clk/qcom/clock-ipq5210.c b/drivers/clk/qcom/clock-ipq5210.c\nnew file mode 100644\nindex 00000000000..f0a6ee8711d\n--- /dev/null\n+++ b/drivers/clk/qcom/clock-ipq5210.c\n@@ -0,0 +1,97 @@\n+// SPDX-License-Identifier: GPL-2.0\n+/*\n+ * Clock drivers for Qualcomm IPQ5210\n+ *\n+ * (C) Copyright 2024 Linaro Ltd.\n+ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.\n+ */\n+\n+#include <linux/types.h>\n+#include <clk-uclass.h>\n+#include <dm.h>\n+#include <linux/delay.h>\n+#include <asm/io.h>\n+#include <linux/bug.h>\n+#include <linux/bitops.h>\n+#include <dm/device-internal.h>\n+#include <dt-bindings/clock/qcom,ipq5210-gcc.h>\n+#include <dt-bindings/reset/qcom,ipq5210-gcc.h>\n+#include \"clock-qcom.h\"\n+\n+static ulong ipq5210_set_rate(struct clk *clk, ulong rate)\n+{\n+\tstruct msm_clk_priv *priv = dev_get_priv(clk->dev);\n+\n+\tswitch (clk->id) {\n+\tcase GCC_QUPV3_WRAP_SE1_CLK:\n+\t\tclk_rcg_set_rate_mnd(priv->base, priv->data->clks[clk->id].cbcr_reg,\n+\t\t\t\t 0, 2, 217, CFG_CLK_SRC_GPLL0, 16);\n+\t\tbreak;\n+\tcase GCC_SDCC1_AHB_CLK:\n+\t\tbreak;\n+\tcase GCC_SDCC1_APPS_CLK:\n+\t\tclk_rcg_set_rate_mnd(priv->base, priv->data->clks[clk->id].cbcr_reg,\n+\t\t\t\t 0, 6, 25, CFG_CLK_SRC_GPLL0, 16);\n+\t\tbreak;\n+\tdefault:\n+\t\treturn -EINVAL;\n+\t}\n+\n+\treturn rate;\n+}\n+\n+static const struct gate_clk ipq5210_clks[] = {\n+\tGATE_CLK_POLLED(GCC_QUPV3_WRAP_SE1_CLK,\t0x05020, BIT(0),\t0x05004),\n+\tGATE_CLK_POLLED(GCC_SDCC1_AHB_CLK,\t0x3303c, BIT(0),\t0x3303c),\n+\tGATE_CLK_POLLED(GCC_SDCC1_APPS_CLK,\t0x3302c, BIT(0),\t0x33004),\n+\tGATE_CLK_POLLED(GCC_IM_SLEEP_CLK,\t0x34020, BIT(0),\t0x34020),\n+};\n+\n+static int ipq5210_enable(struct clk *clk)\n+{\n+\tstruct msm_clk_priv *priv = dev_get_priv(clk->dev);\n+\n+\tif (priv->data->num_clks <= clk->id) {\n+\t\tdebug(\"%s: unknown clk id %lu\\n\", __func__, clk->id);\n+\t\treturn 0;\n+\t}\n+\n+\tdebug(\"%s: clk %s\\n\", __func__, ipq5210_clks[clk->id].name);\n+\n+\tqcom_gate_clk_en(priv, clk->id);\n+\n+\treturn 0;\n+}\n+\n+static const struct qcom_reset_map ipq5210_gcc_resets[] = {\n+\t[GCC_SDCC_BCR]\t\t\t= {0x33000, 0},\n+\t[GCC_USB0_PHY_BCR]\t\t= {0x2c06c, 0},\n+\t[GCC_USB3PHY_0_PHY_BCR]\t\t= {0x2c070, 0},\n+\t[GCC_QUSB2_0_PHY_BCR]\t\t= {0x2c068, 0},\n+\t[GCC_USB_BCR]\t\t\t= {0x2c000, 0},\n+};\n+\n+static struct msm_clk_data ipq5210_gcc_data = {\n+\t.resets = ipq5210_gcc_resets,\n+\t.num_resets = ARRAY_SIZE(ipq5210_gcc_resets),\n+\t.clks = ipq5210_clks,\n+\t.num_clks = ARRAY_SIZE(ipq5210_clks),\n+\t.enable = ipq5210_enable,\n+\t.set_rate = ipq5210_set_rate,\n+};\n+\n+static const struct udevice_id gcc_ipq5210_of_match[] = {\n+\t{\n+\t\t.compatible = \"qcom,ipq5210-gcc\",\n+\t\t.data = (ulong)&ipq5210_gcc_data,\n+\t},\n+\t{ }\n+};\n+\n+U_BOOT_DRIVER(gcc_ipq5210) = {\n+\t.name\t\t= \"gcc_ipq5210\",\n+\t.id\t\t= UCLASS_NOP,\n+\t.of_match\t= gcc_ipq5210_of_match,\n+\t.bind\t\t= qcom_cc_bind,\n+\t.flags\t\t= DM_FLAG_PRE_RELOC | DM_FLAG_DEFAULT_PD_CTRL_OFF,\n+};\n", "prefixes": [ "v1", "3/9" ] }