Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.1/patches/2220361/?format=api
{ "id": 2220361, "url": "http://patchwork.ozlabs.org/api/1.1/patches/2220361/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260407022748.57629-16-pierrick.bouvier@linaro.org/", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.1/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260407022748.57629-16-pierrick.bouvier@linaro.org>", "date": "2026-04-07T02:27:43", "name": "[v9,15/20] target/arm/tcg/translate.c: replace TCGv with TCGv_va", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "43d6db1b859699cffe62ed44fd7908c498652aa1", "submitter": { "id": 85798, "url": "http://patchwork.ozlabs.org/api/1.1/people/85798/?format=api", "name": "Pierrick Bouvier", "email": "pierrick.bouvier@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260407022748.57629-16-pierrick.bouvier@linaro.org/mbox/", "series": [ { "id": 498907, "url": "http://patchwork.ozlabs.org/api/1.1/series/498907/?format=api", "web_url": "http://patchwork.ozlabs.org/project/qemu-devel/list/?series=498907", "date": "2026-04-07T02:27:28", "name": "target/arm: single-binary", "version": 9, "mbox": "http://patchwork.ozlabs.org/series/498907/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/patches/2220361/comments/", "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2220361/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=kE+XF4Dp;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fqVZk48pGz1xtJ\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 07 Apr 2026 12:31:58 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w9wAy-0007iC-Fj; Mon, 06 Apr 2026 22:28:24 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <pierrick.bouvier@linaro.org>)\n id 1w9wAp-0007cr-Bk\n for qemu-devel@nongnu.org; Mon, 06 Apr 2026 22:28:15 -0400", "from mail-pl1-x636.google.com ([2607:f8b0:4864:20::636])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <pierrick.bouvier@linaro.org>)\n id 1w9wAl-00070d-7h\n for qemu-devel@nongnu.org; Mon, 06 Apr 2026 22:28:14 -0400", "by mail-pl1-x636.google.com with SMTP id\n d9443c01a7336-2ad21f437eeso22686075ad.0\n for <qemu-devel@nongnu.org>; Mon, 06 Apr 2026 19:28:10 -0700 (PDT)", "from pc.taild8403c.ts.net (216-71-219-44.dyn.novuscom.net.\n [216.71.219.44]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b2749794e8sm161423685ad.53.2026.04.06.19.28.08\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 06 Apr 2026 19:28:08 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1775528889; x=1776133689; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=WyMKYp1d+WdQl2v2MXCqwK+7p4+iQyCYGX3/7kD9JIk=;\n b=kE+XF4DpN9qzJhO3iUYVYbu7cotwEBuNB0eo9vpTwVLxJjYXZtowXQc631q/Wc8hhK\n AEP8d/r2fW5iA2wgh8kxZ1mL0m/7CDe2bPlA36rM4MNtf4yeghimzURXxMpz7T/oa6Pk\n QfwuVk1gbyW6jILySzx5bW+ih97qXQb6T5iqXWzmh13uQevq7BH/E2S3fH+cqlX+PvrU\n DC7ojSaI3v2ebsOPredLTJt+nKh1WACP0pUt+9ZkPQSThL8ANL61ZOk3V1mCdBOIYMn3\n CysfYkFdjEDPtl2jADvdUHw+8uz7ASY6fVGWhUSHF1ZHYEhP/lrgFN9rRi052icXg+Tc\n GuvQ==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775528889; x=1776133689;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=WyMKYp1d+WdQl2v2MXCqwK+7p4+iQyCYGX3/7kD9JIk=;\n b=kHukFAw2Ne9X8M8Vr5mLOvrHO18/KJuZ6phjWbjcome94pYMB76Gshr5z+4eS4zuxo\n 6dMnf/bwSVDKM2r7LGuPXh/jUwPrkKT0bULXfUzZ0bI7ne3ytAYb5U8rBE2fI2Pe4ZO2\n GBPptOnmSYoiiGFX4QDKQobGqOyZlO1HCHFI7ICwTmGjlVL6fHmYHrWbdTGpSX0SzAH2\n S9T3Flme3yO4l+xo/lXzNRdpSmNj+fqhRGtPu97Q4eoqI8daQ7boQgoFtBonbBmZewhF\n BhHPA0G6/sg1FRZcfYFN7khqaaRQWmqjhO0GJzNEO1g0bOcFDRAvV6HKZZ8UAV5QMFeG\n 9AvA==", "X-Gm-Message-State": "AOJu0YzK13FaV5/IMtvC449HGET+ki/P5BJwu9nerXld3bHV++anTK4A\n 2vdlaLianFekWlwgQBAFyMWfzpeBKIitv5XPwizDPA6o+ob/F6PQXXsccEttxhrx/59qe1euS76\n 0hW++c5Erjg==", "X-Gm-Gg": "AeBDievo98d6o5nRhx8PhI+dkhbyRN8T4bBEudY/KdZN2g2J/Y4zSEdiZgYTevdH+G9\n kmhKFReSzuer+7wRY2gwZfuNp/LDKyYEPnhoufVKVxGuLrf9lpjzM9SxYo/SYqq/h5cDDhkNJ/f\n MQ8Iox5gZCwrOQStuOq5MRCGGgg/Fb2LtGFUkkpl2flY1VG/EjyGvtBKUoXBDbSuwXXRAXD+PoU\n NKPgYuO6uLL+hBgUL7eZmVbbODqN0axx5GSd3qfvnseCuIQseGE0AMXIy1s3XS2WMhWJ+qS3dKs\n nHWq2iZ3cMLQsr4B327hwjGjPsTeMdFAi3Fria/wKXcwuU9ryj55BY382kZ1ZWy4oI74MkaV+Qa\n A6IaaIe63nAg+hXQhhlBBY+rU8quLnrq9ptOR34ESiPaxQkWEQ2T+CLmZMrfuVkBbic3y8MYE0Y\n VBu72d4WD7lctpvAFaWWMQk41sPQMSsIwFWGI+1DAgPxDvTBCDdTB1QyLCtgQaziBiWzDEEtp3V\n gbU", "X-Received": "by 2002:a17:902:f545:b0:2b2:4fc1:f653 with SMTP id\n d9443c01a7336-2b281b8b96bmr125046195ad.3.1775528888970;\n Mon, 06 Apr 2026 19:28:08 -0700 (PDT)", "From": "Pierrick Bouvier <pierrick.bouvier@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "philmd@linaro.org, Paolo Bonzini <pbonzini@redhat.com>,\n Peter Maydell <peter.maydell@linaro.org>,\n Richard Henderson <richard.henderson@linaro.org>,\n Pierrick Bouvier <pierrick.bouvier@linaro.org>, jim.macarthur@linaro.org,\n qemu-arm@nongnu.org", "Subject": "[PATCH v9 15/20] target/arm/tcg/translate.c: replace TCGv with\n TCGv_va", "Date": "Mon, 6 Apr 2026 19:27:43 -0700", "Message-ID": "<20260407022748.57629-16-pierrick.bouvier@linaro.org>", "X-Mailer": "git-send-email 2.47.3", "In-Reply-To": "<20260407022748.57629-1-pierrick.bouvier@linaro.org>", "References": "<20260407022748.57629-1-pierrick.bouvier@linaro.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2607:f8b0:4864:20::636;\n envelope-from=pierrick.bouvier@linaro.org; helo=mail-pl1-x636.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "We know this file is for 32-bit runtime target, so we can set\nTCG_ADDRESS_BITS. TCG_TYPE_VA is derived accordingly and is already\npassed to translator_loop.\n\nSigned-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>\n---\n target/arm/tcg/translate.c | 29 +++++++++++++++--------------\n 1 file changed, 15 insertions(+), 14 deletions(-)", "diff": "diff --git a/target/arm/tcg/translate.c b/target/arm/tcg/translate.c\nindex 7bdf46dd899..b3c95fb66cb 100644\n--- a/target/arm/tcg/translate.c\n+++ b/target/arm/tcg/translate.c\n@@ -22,7 +22,8 @@\n \n #include \"translate.h\"\n #include \"translate-a32.h\"\n-#include \"tcg/tcg-op.h\"\n+#define TCG_ADDRESS_BITS 32\n+#include \"tcg/tcg-op-mem.h\"\n #include \"qemu/log.h\"\n #include \"arm_ldst.h\"\n #include \"semihosting/semihost.h\"\n@@ -909,14 +910,14 @@ MemOp pow2_align(unsigned i)\n * that the address argument is TCGv_i32 rather than TCGv.\n */\n \n-static TCGv gen_aa32_addr(DisasContext *s, TCGv_i32 a32, MemOp op)\n+static TCGv_va gen_aa32_addr(DisasContext *s, TCGv_i32 a32, MemOp op)\n {\n- TCGv addr = tcg_temp_new();\n- tcg_gen_extu_i32_tl(addr, a32);\n+ TCGv_va addr = tcgv_va_temp_new();\n+ tcg_gen_mov_i32(addr, a32);\n \n /* Not needed for user-mode BE32, where we use MO_BE instead. */\n if (!IS_USER_ONLY && s->sctlr_b && (op & MO_SIZE) < MO_32) {\n- tcg_gen_xori_tl(addr, addr, 4 - (1 << (op & MO_SIZE)));\n+ tcg_gen_xori_i32(addr, addr, 4 - (1 << (op & MO_SIZE)));\n }\n return addr;\n }\n@@ -928,21 +929,21 @@ static TCGv gen_aa32_addr(DisasContext *s, TCGv_i32 a32, MemOp op)\n void gen_aa32_ld_internal_i32(DisasContext *s, TCGv_i32 val,\n TCGv_i32 a32, int index, MemOp opc)\n {\n- TCGv addr = gen_aa32_addr(s, a32, opc);\n+ TCGv_va addr = gen_aa32_addr(s, a32, opc);\n tcg_gen_qemu_ld_i32(val, addr, index, opc);\n }\n \n void gen_aa32_st_internal_i32(DisasContext *s, TCGv_i32 val,\n TCGv_i32 a32, int index, MemOp opc)\n {\n- TCGv addr = gen_aa32_addr(s, a32, opc);\n+ TCGv_va addr = gen_aa32_addr(s, a32, opc);\n tcg_gen_qemu_st_i32(val, addr, index, opc);\n }\n \n void gen_aa32_ld_internal_i64(DisasContext *s, TCGv_i64 val,\n TCGv_i32 a32, int index, MemOp opc)\n {\n- TCGv addr = gen_aa32_addr(s, a32, opc);\n+ TCGv_va addr = gen_aa32_addr(s, a32, opc);\n \n tcg_gen_qemu_ld_i64(val, addr, index, opc);\n \n@@ -955,7 +956,7 @@ void gen_aa32_ld_internal_i64(DisasContext *s, TCGv_i64 val,\n void gen_aa32_st_internal_i64(DisasContext *s, TCGv_i64 val,\n TCGv_i32 a32, int index, MemOp opc)\n {\n- TCGv addr = gen_aa32_addr(s, a32, opc);\n+ TCGv_va addr = gen_aa32_addr(s, a32, opc);\n \n /* Not needed for user-mode BE32, where we use MO_BE instead. */\n if (!IS_USER_ONLY && s->sctlr_b && (opc & MO_SIZE) == MO_64) {\n@@ -2035,7 +2036,7 @@ static void gen_load_exclusive(DisasContext *s, int rt, int rt2,\n * architecturally 64-bit access, but instead do a 64-bit access\n * using MO_BE if appropriate and then split the two halves.\n */\n- TCGv taddr = gen_aa32_addr(s, addr, opc);\n+ TCGv_va taddr = gen_aa32_addr(s, addr, opc);\n \n tcg_gen_qemu_ld_i64(t64, taddr, get_mem_index(s), opc);\n tcg_gen_mov_i64(cpu_exclusive_val, t64);\n@@ -2064,7 +2065,7 @@ static void gen_store_exclusive(DisasContext *s, int rd, int rt, int rt2,\n {\n TCGv_i32 t0, t1, t2;\n TCGv_i64 extaddr;\n- TCGv taddr;\n+ TCGv_va taddr;\n TCGLabel *done_label;\n TCGLabel *fail_label;\n MemOp opc = size | MO_ALIGN | s->be_data;\n@@ -3791,7 +3792,7 @@ static void do_ldrd_load(DisasContext *s, TCGv_i32 addr, int rt, int rt2)\n */\n int mem_idx = get_mem_index(s);\n MemOp opc = MO_64 | MO_ALIGN_4 | MO_ATOM_SUBALIGN | s->be_data;\n- TCGv taddr = gen_aa32_addr(s, addr, opc);\n+ TCGv_va taddr = gen_aa32_addr(s, addr, opc);\n TCGv_i64 t64 = tcg_temp_new_i64();\n TCGv_i32 tmp = tcg_temp_new_i32();\n TCGv_i32 tmp2 = tcg_temp_new_i32();\n@@ -3846,7 +3847,7 @@ static void do_strd_store(DisasContext *s, TCGv_i32 addr, int rt, int rt2)\n */\n int mem_idx = get_mem_index(s);\n MemOp opc = MO_64 | MO_ALIGN_4 | MO_ATOM_SUBALIGN | s->be_data;\n- TCGv taddr = gen_aa32_addr(s, addr, opc);\n+ TCGv_va taddr = gen_aa32_addr(s, addr, opc);\n TCGv_i32 t1 = load_reg(s, rt);\n TCGv_i32 t2 = load_reg(s, rt2);\n TCGv_i64 t64 = tcg_temp_new_i64();\n@@ -4067,7 +4068,7 @@ DO_LDST(STRH, store, MO_UW)\n static bool op_swp(DisasContext *s, arg_SWP *a, MemOp opc)\n {\n TCGv_i32 addr, tmp;\n- TCGv taddr;\n+ TCGv_va taddr;\n \n opc |= s->be_data;\n addr = load_reg(s, a->rn);\n", "prefixes": [ "v9", "15/20" ] }