Show a cover letter.

GET /api/1.1/covers/2231059/?format=api
HTTP 200 OK
Allow: GET, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2231059,
    "url": "http://patchwork.ozlabs.org/api/1.1/covers/2231059/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/cover/20260430095202.1167651-1-amhetre@nvidia.com/",
    "project": {
        "id": 21,
        "url": "http://patchwork.ozlabs.org/api/1.1/projects/21/?format=api",
        "name": "Linux Tegra Development",
        "link_name": "linux-tegra",
        "list_id": "linux-tegra.vger.kernel.org",
        "list_email": "linux-tegra@vger.kernel.org",
        "web_url": null,
        "scm_url": null,
        "webscm_url": null
    },
    "msgid": "<20260430095202.1167651-1-amhetre@nvidia.com>",
    "date": "2026-04-30T09:51:59",
    "name": "[V3,0/3] memory: tegra: Restore MC state on system resume",
    "submitter": {
        "id": 75198,
        "url": "http://patchwork.ozlabs.org/api/1.1/people/75198/?format=api",
        "name": "Ashish Mhetre",
        "email": "amhetre@nvidia.com"
    },
    "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/cover/20260430095202.1167651-1-amhetre@nvidia.com/mbox/",
    "series": [
        {
            "id": 502262,
            "url": "http://patchwork.ozlabs.org/api/1.1/series/502262/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/list/?series=502262",
            "date": "2026-04-30T09:52:01",
            "name": "memory: tegra: Restore MC state on system resume",
            "version": 3,
            "mbox": "http://patchwork.ozlabs.org/series/502262/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/covers/2231059/comments/",
    "headers": {
        "Return-Path": "\n <linux-tegra+bounces-14082-incoming=patchwork.ozlabs.org@vger.kernel.org>",
        "X-Original-To": [
            "incoming@patchwork.ozlabs.org",
            "linux-tegra@vger.kernel.org"
        ],
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=qyrCar/H;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=104.64.211.4; helo=sin.lore.kernel.org;\n envelope-from=linux-tegra+bounces-14082-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)",
            "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"qyrCar/H\"",
            "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.57.6",
            "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com",
            "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com"
        ],
        "Received": [
            "from sin.lore.kernel.org (sin.lore.kernel.org [104.64.211.4])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5qX95tpPz1yHZ\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 20:04:25 +1000 (AEST)",
            "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id 3F768301068D\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 09:52:36 +0000 (UTC)",
            "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id F3A5B3A7828;\n\tThu, 30 Apr 2026 09:52:33 +0000 (UTC)",
            "from BN8PR05CU002.outbound.protection.outlook.com\n (mail-eastus2azon11011006.outbound.protection.outlook.com [52.101.57.6])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 7B26739B4A0;\n\tThu, 30 Apr 2026 09:52:32 +0000 (UTC)",
            "from CH2PR07CA0005.namprd07.prod.outlook.com (2603:10b6:610:20::18)\n by IA1PR12MB6531.namprd12.prod.outlook.com (2603:10b6:208:3a4::7) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9870.22; Thu, 30 Apr\n 2026 09:52:28 +0000",
            "from CH1PEPF0000A34C.namprd04.prod.outlook.com\n (2603:10b6:610:20:cafe::5a) by CH2PR07CA0005.outlook.office365.com\n (2603:10b6:610:20::18) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9846.30 via Frontend Transport; Thu,\n 30 Apr 2026 09:52:28 +0000",
            "from mail.nvidia.com (216.228.117.160) by\n CH1PEPF0000A34C.mail.protection.outlook.com (10.167.244.6) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9846.18 via Frontend Transport; Thu, 30 Apr 2026 09:52:28 +0000",
            "from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 30 Apr\n 2026 02:52:05 -0700",
            "from rnnvmail201.nvidia.com (10.129.68.8) by rnnvmail204.nvidia.com\n (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 30 Apr\n 2026 02:52:04 -0700",
            "from build-amhetre-focal-20250829.internal (10.127.8.12) by\n mail.nvidia.com (10.129.68.8) with Microsoft SMTP Server id 15.2.2562.20 via\n Frontend Transport; Thu, 30 Apr 2026 02:52:04 -0700"
        ],
        "ARC-Seal": [
            "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777542753; cv=fail;\n b=OTbBWnD+v73QJ2ik+g/Vdq0XtDOfSnpujwhWcK1QdjnRgSmKYPq0oTLY7K8Xe6Fq7nkUacjP3r8zRwUbTlvX6Wmd2Xj86+Uhhc3zzCurAeKkOIFxpuzwDzJUo4i7w5vIcC3XeUMurEjqbRgGdB7kstupCEGfsk+bc6fKwwVWE5g=",
            "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=GBPjHY9kxrpi8+iujtHThSo3d90ubkcyOg18QStF/IIfmdkPlp2UdGzO8oWp81DAS8spKseV2lAyuT3Sa9JdffUZ6Z7rUqgKh9T2jY2hB8kkJsqCfuWE6vqQ3BzcNsreRF9FwEMr2BUwyaM5o8V0GtmJTLTCE5703doXi55vuvhdQOKiEugY/JECrSHaTeZ5WppPu6IKM7VmxqHkAK7t1uzSM4uCfDddB8O41aFiJzqGUwUVsBgxRfnJmEg5ax5rxLdu/1UsJCvcWjRoyqRh7uE+IM9V8XqkP/3XsXbvZ/VQLJpEfMqRBntjXAqWFutJ9w40RFEihCGGpSqRpD1wBA=="
        ],
        "ARC-Message-Signature": [
            "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777542753; c=relaxed/simple;\n\tbh=0PkiXqnY1P8WjInxDa4R0pujDTZBwkNi2Pz6c7tZgyw=;\n\th=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type;\n b=aMHxlmiM3C4KtNX2gp7OcCIemBF6Ctxd3z88YdjgNPLU6d/P3+nx2xhY27HPYeC64en3/R2nE5WPaXuuuGi9yuPQOf1neMrYfnkqqlnnS62H7mcnuF5WsVmCqBB25PJEGEqLXeb0x2QiS/HwnVTlR/1B2+FIsApWKLd3Z64BL+E=",
            "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=C+/U0dPxJO1u4i9dHGFcvkcssz83YThUNqdJoCUvmL4=;\n b=n7m2YYoujcjxeBX6d7z3ViH8bote5im5VTogtHNojN21xWNHBAt3DHh896bxcFnmcyTUZwGvXr4awrpU6EIsP++3xYeF3g6hsK8tZ8y3LFGNwywvBwzHU2GARVMx7uMHZrLrb+3dMtzg//u/Bsg5I7x6QU2fuc2UNzD4K4Q55Fk/LYpwFpfGSG/2wKob6AVbRAWK/qeO2Gm1oZMxcfiuE3fcdLbOEdUIM2HeiqleP8Fcrt504tl52MBf8lMvsRYZpFwmAs7pEDF5Ur0DLaRBopuFAooCfbchP03KC9jPPqP/rbdwz+bC3dOzXVKlPgQ0gSAVCiBOp2Lnkxk9JrS1WQ=="
        ],
        "ARC-Authentication-Results": [
            "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=qyrCar/H; arc=fail smtp.client-ip=52.101.57.6",
            "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=C+/U0dPxJO1u4i9dHGFcvkcssz83YThUNqdJoCUvmL4=;\n b=qyrCar/Hw/pxmF0hYkczsI4/IAgrRSvX98MrY7+2n7M9qm1iyKC2F/1ngp0sRa+TYJK7OBV9nJpgjddi70tJnQCP/MjwKSuuXZWbwc6b921zoza6YqFPWFgV/+92/wKnNNqHh+PJJM/mKHyG1rcYWlkTuUj59il+nNeAlpWmLIUtZomN+2/cscRmJmSxi0awRjSOZOS5r2viQhly5uSz7V0MarT0B7Ac4NKMeU5dSlNN7QV7wT58Ii6yR7/IfjdKRDtdIwTXqxG+d1c3iA828OcKyRiKmN9ANR0nNyfGto4UPrpn/Z0x5zSHkrnK6BftPQnYAGsDLNcMxphdIKMFgw==",
        "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;",
        "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C",
        "From": "Ashish Mhetre <amhetre@nvidia.com>",
        "To": "<krzk@kernel.org>, <thierry.reding@kernel.org>, <jonathanh@nvidia.com>",
        "CC": "<ketanp@nvidia.com>, <linux-kernel@vger.kernel.org>,\n\t<linux-tegra@vger.kernel.org>, Ashish Mhetre <amhetre@nvidia.com>",
        "Subject": "[PATCH V3 0/3] memory: tegra: Restore MC state on system resume",
        "Date": "Thu, 30 Apr 2026 09:51:59 +0000",
        "Message-ID": "<20260430095202.1167651-1-amhetre@nvidia.com>",
        "X-Mailer": "git-send-email 2.50.1",
        "Precedence": "bulk",
        "X-Mailing-List": "linux-tegra@vger.kernel.org",
        "List-Id": "<linux-tegra.vger.kernel.org>",
        "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>",
        "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>",
        "MIME-Version": "1.0",
        "X-NVConfidentiality": "public",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-NV-OnPremToCloud": "ExternallySecured",
        "X-EOPAttributedMessage": "0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-TrafficTypeDiagnostic": "CH1PEPF0000A34C:EE_|IA1PR12MB6531:EE_",
        "X-MS-Office365-Filtering-Correlation-Id": "5babe2b6-b852-4b27-370f-08dea69e30aa",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-MS-Exchange-AntiSpam-Relay": "0",
        "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|82310400026|36860700016|376014|1800799024|18002099003|56012099003;",
        "X-Microsoft-Antispam-Message-Info": "\n\tUc1H1B7C86KXeB/9s1+OzCP95HmwwGb4LJCOIBZWPY4V/6Lu2kVICzVvjdWiDV7W6KdlK2vIDPrWWqbCOoOTXeslXXtQXpTJl6CMuqsbUmqXqnr6Q89RVoPSs3an4s5Zjgpu+QsTgknfz5Iii5taOhAW5Y/hnqOn1/+kK/N2BPzs2EMKtGKEdnml6Op1mgipcMViXZYhOrg8lcE7TFi547+sgJJUMG4x0v7Zdq+lq0kRqHWEMTb/TjkKWZoX/tXZ7kJigUdP5WxgmeDAnXfycBZrErERRXXhVDhf4+ACCiWVPoNj7/y/TBHc0d9s208Uf/xdpIG0/fifAgcUdpSEHnI72NDMPc/6IGa1BdJbGcYQ6kXQs6yYHUcB98W+mxxxi8+tBvb+CBiMm5sts+O7UpoP5l14zoRV+1YcymWD44b5igzFyhcJz9wJVNlhEEFF5/qHlZa2e6kD6bCINvaf/iZGH8Gv5xMRNL1DKu13aJK26RdxxoQDkFmWQ2qv3UPhAwGv3SzWFpKKV1RsQ/u/7wXqlIH6w5xaAmBwa7vnDjW85SafTddS1Iv2DCL+6Gz1ALkGUzhrgNsIp2+Q3SrokE7w6G7X6/lHhZBBd4M0zwZ0FPW6SqL25aY6FEfJ3GVXVc/XQCa8vbgLYwnNutuc96A8+pdnJ/B8uiQQRFCSNqgmY7i6qx4NMJMI4lnXQrdEGzb3mYtSL1jdRM/t9k20LmcUg0SFtU7LsRO4C9U61eUmyt+W+aMYmX4cEi/dxm2FPLx4QK3TKqgc9TPwBD3luA==",
        "X-Forefront-Antispam-Report": "\n\tCIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(36860700016)(376014)(1800799024)(18002099003)(56012099003);DIR:OUT;SFP:1101;",
        "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1",
        "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tDP3B6K9i4/Brc5MpSF+BzSGKHmuMiDf2c0YzCNCF2yCWUncTEendCIsF5z3TOAu36QPKG0TJIF7A+PjvlchP1I1HM2bfqCCxS2avnQmvVh+g8uxxhZm1qO28DT/+q9scJcNQ6PHcd3mLP9/6TqpQOSRjpOSwcFEUdNUioiqFo9vTGkFK/Z1hHuGpL7+PM7AB1RR095mr114l/2iKanlf5b9xj0A59KcZeNhYjpvh65IHPvkkyPgWKiCp4KdhPrgQX8S+tWfC44Owq38xdGQ1aeTRkkdlhAyT68ikU2NYVWGYlvdo9IjVNoIu9qA/vhjv+L+6v6x5oWf+c677LoE/1jlk7txj4NMzGRDEfxEmRRTLqCeNenlouFr0q78B0QbEOSDmYa3gAVq4gX78kfUQU1z6m2vn0F61/CeXIhFNFtrWiNp17MceyMJNRexiOI4k",
        "X-OriginatorOrg": "Nvidia.com",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "30 Apr 2026 09:52:28.2972\n (UTC)",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 5babe2b6-b852-4b27-370f-08dea69e30aa",
        "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a",
        "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]",
        "X-MS-Exchange-CrossTenant-AuthSource": "\n\tCH1PEPF0000A34C.namprd04.prod.outlook.com",
        "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "IA1PR12MB6531"
    },
    "content": "The tegra-mc platform driver does not register any dev_pm_ops, so the\nSoC-specific ->resume() is never invoked (e.g. tegra186_mc_resume) on\nsystem wake. On Tegra186 and later this means MC client Stream-ID\noverride registers are not reprogrammed, and clients behind the ARM\nSMMU fault on the first DMA after resume.\n\nPatch 1 makes the SoC-level ->resume() callback return void, since the\nsole implementation never fails. This simplifies the wrapper added in\nthe next patch.\n\nPatch 2 registers a dev_pm_ops on the tegra-mc driver and routes the\nsystem resume callback into mc->soc->ops->resume() so the existing SID\nrestore path runs again on wake.\n\nPatch 3 factors the existing intmask programming out of\ntegra_mc_probe() into a helper and reuses it from the resume path so\nthe MC interrupt mask state, which is also lost across SC7, is\nrestored on wake too.\n\nChanges in V3:\n- New patch 1 to change the SoC ->resume() callback return type from\n  int to void, so the wrapper in patch 2 does not need to deal with\n  an err value that is always 0. (Jon Hunter)\n- Patches 2 and 3 simplified accordingly, no other functional change.\n\nChanges in V2:\n- Split the original single patch into two - register the PM ops and\n  reprogram the MC interrupt masks on resume.\n\nAshish Mhetre (3):\n  memory: tegra: Make ->resume() callback return void\n  memory: tegra: Wire up system sleep PM ops\n  memory: tegra: Restore MC interrupt masks on resume\n\n drivers/memory/tegra/mc.c       | 37 ++++++++++++++++++++++++++-------\n drivers/memory/tegra/tegra186.c |  4 +---\n include/soc/tegra/mc.h          |  2 +-\n 3 files changed, 32 insertions(+), 11 deletions(-)"
}