Cover Letter Detail
Show a cover letter.
GET /api/1.1/covers/2229333/?format=api
{ "id": 2229333, "url": "http://patchwork.ozlabs.org/api/1.1/covers/2229333/?format=api", "web_url": "http://patchwork.ozlabs.org/project/gcc/cover/20260428072746.3641227-1-pan2.li@intel.com/", "project": { "id": 17, "url": "http://patchwork.ozlabs.org/api/1.1/projects/17/?format=api", "name": "GNU Compiler Collection", "link_name": "gcc", "list_id": "gcc-patches.gcc.gnu.org", "list_email": "gcc-patches@gcc.gnu.org", "web_url": null, "scm_url": null, "webscm_url": null }, "msgid": "<20260428072746.3641227-1-pan2.li@intel.com>", "date": "2026-04-28T07:26:25", "name": "[v1,0/2] RISC-V: Combine vec_duplicate + vmsgtu.vv to vmsgtu.vx on GR2VR cost", "submitter": { "id": 86320, "url": "http://patchwork.ozlabs.org/api/1.1/people/86320/?format=api", "name": "Li, Pan2", "email": "pan2.li@intel.com" }, "mbox": "http://patchwork.ozlabs.org/project/gcc/cover/20260428072746.3641227-1-pan2.li@intel.com/mbox/", "series": [ { "id": 501773, "url": "http://patchwork.ozlabs.org/api/1.1/series/501773/?format=api", "web_url": "http://patchwork.ozlabs.org/project/gcc/list/?series=501773", "date": "2026-04-28T07:26:25", "name": "RISC-V: Combine vec_duplicate + vmsgtu.vv to vmsgtu.vx on GR2VR cost", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/501773/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/covers/2229333/comments/", "headers": { "Return-Path": "<gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "gcc-patches@gcc.gnu.org" ], "Delivered-To": [ "patchwork-incoming@legolas.ozlabs.org", "gcc-patches@gcc.gnu.org" ], "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=RIHp3NUs;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org\n (client-ip=2620:52:6:3111::32; helo=vm01.sourceware.org;\n envelope-from=gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org;\n receiver=patchwork.ozlabs.org)", "sourceware.org;\n\tdkim=pass (2048-bit key,\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=RIHp3NUs", "sourceware.org;\n dmarc=pass (p=none dis=none) header.from=intel.com", "sourceware.org; spf=pass smtp.mailfrom=intel.com", "server2.sourceware.org;\n arc=none smtp.remote-ip=198.175.65.13" ], "Received": [ "from vm01.sourceware.org (vm01.sourceware.org\n [IPv6:2620:52:6:3111::32])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g4XFn28tdz1yHv\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 28 Apr 2026 17:32:29 +1000 (AEST)", "from vm01.sourceware.org (localhost [127.0.0.1])\n\tby sourceware.org (Postfix) with ESMTP id 033BF4BB3BF5\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 28 Apr 2026 07:32:27 +0000 (GMT)", "from mgamail.intel.com (mgamail.intel.com [198.175.65.13])\n by sourceware.org (Postfix) with ESMTPS id 9DA1F4BA799C\n for <gcc-patches@gcc.gnu.org>; Tue, 28 Apr 2026 07:31:58 +0000 (GMT)", "from orviesa008.jf.intel.com ([10.64.159.148])\n by orvoesa105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 28 Apr 2026 00:31:44 -0700", "from panli.sh.intel.com ([10.239.159.63])\n by orviesa008.jf.intel.com with ESMTP; 28 Apr 2026 00:31:42 -0700" ], "DKIM-Filter": [ "OpenDKIM Filter v2.11.0 sourceware.org 033BF4BB3BF5", "OpenDKIM Filter v2.11.0 sourceware.org 9DA1F4BA799C" ], "DMARC-Filter": "OpenDMARC Filter v1.4.2 sourceware.org 9DA1F4BA799C", "ARC-Filter": "OpenARC Filter v1.0.0 sourceware.org 9DA1F4BA799C", "ARC-Seal": "i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1777361519; cv=none;\n b=E0JFYvwcMFYK+K0dWcDkZ1FKj1kHyyCHk9sr+Q2hbpEHmoAPrzfaFZmugzcGkQIGuKgsM4TeunyqtQ3q2VrE/z+MRpPWp0yuIrGazE7uHx6GW+7sj9LjfHbL3t6qfmgPdY/Mc0OL8ZZVgz59YH1aimRVITuu0KvyXi/hUr27pMw=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=sourceware.org; s=key;\n t=1777361519; c=relaxed/simple;\n bh=5FOqn0PN06OhTaadDQbFNk1rkT7GA+eDUQ9UQ65hvB8=;\n h=DKIM-Signature:From:To:Subject:Date:Message-ID:MIME-Version;\n b=WlmH0nitK5Ycwc7ptbf8wK7dL2605cSVBl+Y+mk4BqZyj9We5WIaCg8lI/WH9tu/utzjUmzYw7V/ohr1xLaEiNUl2GvlaxWhuRvXJjcA2phUkEzN/sb+9t8kQsmti8y9PySa+VwPB+flKq2rTO5MqlyJ6S5uNozigZ8M7XjbMZ4=", "ARC-Authentication-Results": "i=1; server2.sourceware.org", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1777361519; x=1808897519;\n h=from:to:cc:subject:date:message-id:mime-version:\n content-transfer-encoding;\n bh=5FOqn0PN06OhTaadDQbFNk1rkT7GA+eDUQ9UQ65hvB8=;\n b=RIHp3NUsfbKP3e8zUGvhVLVzgJr4EV0wczCT/OPNXvcxwWYUVWlpNy2I\n DjfQzJfsZpj6plr9CXWs5uCbJ+1uu/z3YDnr13b2zIpju0Nb18/NLlXhl\n mrUgh3YeOoqAy8nCJSHsxzhfz3DWpNho0JfrQU6TuH284LKZL0RaseDR3\n aishYuPdk8In3wgvhV6WIzD6FjTxjWHg9/GxvAPvvqTmc8w5oYduuWE2u\n GR3cCv9DoEWp1oGIvKA7GfEqJgacGFnkTpQYNMzFVSuaI8UnUdHDezFbN\n JdVZCRMAcgaspc29gP1/2hBUi9y5P5KZ1+HaqXy8OKt+Ftr/OLWi5p/EI w==;", "X-CSE-ConnectionGUID": [ "ogNvcqztRcKs4XkJN/YIsg==", "UKMtKhYTSB6Yxni9FVErPw==" ], "X-CSE-MsgGUID": [ "0B5TxTaTSR+gk0veKW4hfw==", "QRsaJi5GTnqh8pR490nAXg==" ], "X-IronPort-AV": [ "E=McAfee;i=\"6800,10657,11769\"; a=\"89350065\"", "E=Sophos;i=\"6.23,203,1770624000\"; d=\"scan'208\";a=\"89350065\"", "E=Sophos;i=\"6.23,203,1770624000\"; d=\"scan'208\";a=\"233746046\"" ], "X-ExtLoop1": "1", "From": "pan2.li@intel.com", "To": "gcc-patches@gcc.gnu.org", "Cc": "juzhe.zhong@rivai.ai, kito.cheng@gmail.com, jeffreyalaw@gmail.com,\n rdapp.gcc@gmail.com, ken.chen@intel.com, hongtao.liu@intel.com,\n Pan Li <pan2.li@intel.com>", "Subject": "[PATCH v1 0/2] RISC-V: Combine vec_duplicate + vmsgtu.vv to vmsgtu.vx\n on GR2VR cost", "Date": "Tue, 28 Apr 2026 15:26:25 +0800", "Message-ID": "<20260428072746.3641227-1-pan2.li@intel.com>", "X-Mailer": "git-send-email 2.43.0", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-BeenThere": "gcc-patches@gcc.gnu.org", "X-Mailman-Version": "2.1.30", "Precedence": "list", "List-Id": "Gcc-patches mailing list <gcc-patches.gcc.gnu.org>", "List-Unsubscribe": "<https://gcc.gnu.org/mailman/options/gcc-patches>,\n <mailto:gcc-patches-request@gcc.gnu.org?subject=unsubscribe>", "List-Archive": "<https://gcc.gnu.org/pipermail/gcc-patches/>", "List-Post": "<mailto:gcc-patches@gcc.gnu.org>", "List-Help": "<mailto:gcc-patches-request@gcc.gnu.org?subject=help>", "List-Subscribe": "<https://gcc.gnu.org/mailman/listinfo/gcc-patches>,\n <mailto:gcc-patches-request@gcc.gnu.org?subject=subscribe>", "Errors-To": "gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org" }, "content": "From: Pan Li <pan2.li@intel.com>\n\nThis patch would like to introduce the combine of vec_dup + vmsgtu.wv\ninto vmsgtu.wx on the cost value of GR2VR. The late-combine will\ntake place if the cost of GR2VR like 1, 2, 15 in test.\n\nFrom:\n | ...\n | vmv.v.x\n | L1:\n | vmsgtu.vv\n | J L1\n | ...\n\nTo:\n | ...\n | L1:\n | vmsgtu.vx\n | J L1\n | ...\n\nThe below test suites are passed for this patch series.\n* The rv64gcv fully regression test.\n\nPan Li (2):\n RISC-V: Combine vec_duplicate + vmsgtu.vv to vmsgtu.vx on GR2VR cost\n RISC-V: Add test for vec_duplicate + vmsgtu.vv combine with GR2VR cost 0, 1 and 15\n\n gcc/config/riscv/predicates.md | 2 +-\n gcc/config/riscv/riscv-v.cc | 2 +\n .../riscv/rvv/autovec/vx_vf/vx-1-u16.c | 1 +\n .../riscv/rvv/autovec/vx_vf/vx-1-u32.c | 1 +\n .../riscv/rvv/autovec/vx_vf/vx-1-u64.c | 1 +\n .../riscv/rvv/autovec/vx_vf/vx-1-u8.c | 1 +\n .../riscv/rvv/autovec/vx_vf/vx-2-u16.c | 1 +\n .../riscv/rvv/autovec/vx_vf/vx-2-u32.c | 1 +\n .../riscv/rvv/autovec/vx_vf/vx-2-u64.c | 1 +\n .../riscv/rvv/autovec/vx_vf/vx-2-u8.c | 1 +\n .../riscv/rvv/autovec/vx_vf/vx-3-u16.c | 1 +\n .../riscv/rvv/autovec/vx_vf/vx-3-u32.c | 1 +\n .../riscv/rvv/autovec/vx_vf/vx-3-u64.c | 1 +\n .../riscv/rvv/autovec/vx_vf/vx-3-u8.c | 1 +\n .../riscv/rvv/autovec/vx_vf/vx_binary.h | 1 +\n .../riscv/rvv/autovec/vx_vf/vx_binary_data.h | 136 ++++++++++++++++++\n .../rvv/autovec/vx_vf/vx_vmsgtu-run-1-u16.c | 15 ++\n .../rvv/autovec/vx_vf/vx_vmsgtu-run-1-u32.c | 15 ++\n .../rvv/autovec/vx_vf/vx_vmsgtu-run-1-u64.c | 15 ++\n .../rvv/autovec/vx_vf/vx_vmsgtu-run-1-u8.c | 15 ++\n 20 files changed, 212 insertions(+), 1 deletion(-)\n create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vmsgtu-run-1-u16.c\n create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vmsgtu-run-1-u32.c\n create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vmsgtu-run-1-u64.c\n create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vmsgtu-run-1-u8.c" }