Cover Letter Detail
Show a cover letter.
GET /api/1.1/covers/2229169/?format=api
{ "id": 2229169, "url": "http://patchwork.ozlabs.org/api/1.1/covers/2229169/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/cover/20260427205024.254677-1-superm1@kernel.org/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/1.1/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null }, "msgid": "<20260427205024.254677-1-superm1@kernel.org>", "date": "2026-04-27T20:50:18", "name": "[v2,0/6] Improvements to PCI hibernate path", "submitter": { "id": 88834, "url": "http://patchwork.ozlabs.org/api/1.1/people/88834/?format=api", "name": "Mario Limonciello (AMD)", "email": "superm1@kernel.org" }, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/cover/20260427205024.254677-1-superm1@kernel.org/mbox/", "series": [ { "id": 501725, "url": "http://patchwork.ozlabs.org/api/1.1/series/501725/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=501725", "date": "2026-04-27T20:50:20", "name": "Improvements to PCI hibernate path", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/501725/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/covers/2229169/comments/", "headers": { "Return-Path": "\n <linux-pci+bounces-53252-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256\n header.s=k20201202 header.b=D4sXhCP4;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-53252-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=\"D4sXhCP4\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=10.30.226.201" ], "Received": [ "from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g4G4021Nkz1xvV\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 28 Apr 2026 06:53:04 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id BD05D30CB79A\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 27 Apr 2026 20:50:38 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 7E7253932C9;\n\tMon, 27 Apr 2026 20:50:37 +0000 (UTC)", "from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org\n [10.30.226.201])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id D77AE38B15F;\n\tMon, 27 Apr 2026 20:50:34 +0000 (UTC)", "by smtp.kernel.org (Postfix) with ESMTPSA id 51F87C19425;\n\tMon, 27 Apr 2026 20:50:32 +0000 (UTC)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777323034; cv=none;\n b=oEBsXMS9js74qDR2hZKe21cpPkjZK67WuL1vG25KbSHKAtWFzno2NG0TPQWSrMV72geuEbyUGosXsNQMMdzoPI+FOXriE78nVyOnAjUHcBppl2JpkvXtCBYJzw65BoXuTies0RHellB+cFfPBETZlgv7PNGrrEjbXGEd0wug/dQ=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777323034; c=relaxed/simple;\n\tbh=fkR0V9zNfvX+GsYFVJoHDgpeIO3IQgP658jb7Aq63Pg=;\n\th=From:To:Cc:Subject:Date:Message-ID:MIME-Version:Content-Type;\n b=QWmNb/Syy4w+bYY+sOtguHfQQyxL/ZhKYNCdr5dvxS669UWmC6TGq+f4uq8QdiA6/Za0PK/lAUFxM4YJX43mD/Nv/51NNSs2RXvVIrooFP4oqJ8w5KyygdH4zlDF/h2+xuqNJpQbOT9px476X7m3YL9HKe+AMhGXyvv+D/B8pQM=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=D4sXhCP4; arc=none smtp.client-ip=10.30.226.201", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;\n\ts=k20201202; t=1777323033;\n\tbh=fkR0V9zNfvX+GsYFVJoHDgpeIO3IQgP658jb7Aq63Pg=;\n\th=From:To:Cc:Subject:Date:From;\n\tb=D4sXhCP47fzykxzLeDFCHa8bVyA1ukfG1+allDv/uNS06Be1Rx+P/U4fABEWdmfcC\n\t lW4u0a+TU9uk+0OnCyq4Ei3UjDwA9hgfbp460YAZXtmfs1F8pgQh/bF1A3/ATYD+Xo\n\t gGZ+GTi1vGMMHZVvVRbGEPN5iCBGcXPds/hzyVEb5PWX0yD3GdRT37D4dBlY3webOi\n\t DOeAU3ekkVk/PVIOR6t9nJIvGcu/baG7+hqG63UsN4y6mfUdyDQG7SiIezJx0MdkLg\n\t /XmAqUPSxIfPu7KfcTdXWqkDCv21QNBr2JxfAf9uTWG13PjoNKbzI55heSo9L0kx2z\n\t vJTGUfYjtgw3g==", "From": "\"Mario Limonciello (AMD)\" <superm1@kernel.org>", "To": "Bjorn Helgaas <bhelgaas@google.com>,\n\tlinux-pci@vger.kernel.org (open list:PCI SUBSYSTEM)", "Cc": "linux-pci@vger.kernel.org (open list:PCI SUBSYSTEM),\n\tlinux-kernel@vger.kernel.org (open list),\n\t\"Rafael J . Wysocki\" <rafael@kernel.org>,\n\tLukas Wunner <lukas@wunner.de>,\n\tlinux-pm@vger.kernel.org,\n\t\"Mario Limonciello (AMD)\" <superm1@kernel.org>", "Subject": "[PATCH v2 0/6] Improvements to PCI hibernate path", "Date": "Mon, 27 Apr 2026 15:50:18 -0500", "Message-ID": "<20260427205024.254677-1-superm1@kernel.org>", "X-Mailer": "git-send-email 2.53.0", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit" }, "content": "A few cycles ago I sent out a kernel series for using the S4 paths when\nthe system goes to S5. Some parts of it got merged, and Rafael suggested\nto split the other parts into smaller pieces across multiple kernel cycles\nto make bisecting easier.\n\nThis fell into my backlog behind other things, so I wanted to try again\nthis cycle for the PCI pieces. I have been carrying it, rebasing it and\npersonally using it for a while now though.\n\nThis series attempts to unify the PCI suspend and hibernate paths and to\nfix some things that I observed to be wrong with how I expect hibernate\nto work.\n\nBased off v7.1-rc1\n\nv2:\n - Include Lukas' patch from pci/pm directly in series so Sashiko can\n better review.\n - Include linux-pm in CC.\n\nLukas Wunner (1):\n PCI: Stop setting cached power state to \"unknown\" on unbind\n\nMario Limonciello (AMD) (5):\n PCI/PM: Disable device wakeups when halting or powering off system\n PCI/PM: Split out code from pci_pm_suspend_noirq() into helper\n PCI/PM: Run bridge power up actions as part of restore phase\n PCI/PM: Use pci_power_manageable() in pci_pm_poweroff_noirq()\n PCI: Put PCIe bridges with downstream devices into D3 at hibernate\n\n drivers/pci/pci-driver.c | 109 +++++++++++++++++++++++++--------------\n 1 file changed, 69 insertions(+), 40 deletions(-)" }