Cover Letter Detail
Show a cover letter.
GET /api/1.1/covers/2228899/?format=api
{ "id": 2228899, "url": "http://patchwork.ozlabs.org/api/1.1/covers/2228899/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-tegra/cover/20260427132447.118272-1-clamor95@gmail.com/", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/1.1/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null }, "msgid": "<20260427132447.118272-1-clamor95@gmail.com>", "date": "2026-04-27T13:24:46", "name": "[v2,0/1] clk: tegra: support 48MHz clock for pll_p_out1", "submitter": { "id": 84146, "url": "http://patchwork.ozlabs.org/api/1.1/people/84146/?format=api", "name": "Svyatoslav Ryhel", "email": "clamor95@gmail.com" }, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/cover/20260427132447.118272-1-clamor95@gmail.com/mbox/", "series": [], "comments": "http://patchwork.ozlabs.org/api/covers/2228899/comments/", "headers": { "Return-Path": "\n <linux-tegra+bounces-14003-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=quqNynFJ;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c09:e001:a7::12fc:5321; helo=sto.lore.kernel.org;\n envelope-from=linux-tegra+bounces-14003-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"quqNynFJ\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.128.43", "smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com" ], "Received": [ "from sto.lore.kernel.org (sto.lore.kernel.org\n [IPv6:2600:3c09:e001:a7::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g447G2MNCz1yHv\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 27 Apr 2026 23:25:14 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id 0FA5030004DD\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 27 Apr 2026 13:25:10 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 898913C4552;\n\tMon, 27 Apr 2026 13:25:08 +0000 (UTC)", "from mail-wm1-f43.google.com (mail-wm1-f43.google.com\n [209.85.128.43])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 14EC72C86D\n\tfor <linux-tegra@vger.kernel.org>; Mon, 27 Apr 2026 13:25:06 +0000 (UTC)", "by mail-wm1-f43.google.com with SMTP id\n 5b1f17b1804b1-488a14c31eeso84440025e9.0\n for <linux-tegra@vger.kernel.org>;\n Mon, 27 Apr 2026 06:25:06 -0700 (PDT)", "from xeon ([188.163.112.56])\n by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43fe4e3a166sm79933901f8f.19.2026.04.27.06.25.03\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 27 Apr 2026 06:25:04 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777296308; cv=none;\n b=dkzjHz8t1l/hr9U/kG4i2MjKBPqwejLpsmKYktWtFRpfQJQWLyJo+ZDOZltWflTy/dsUwVwZAEdCURGS21oaHCf4IlCAt0zjeY8+tn6m4aXy5cd7peeGsG8sviNIAXG9iJatK+ICo3GCh3+JJJISdmCiWFV8tAOhbCLYb/ZG/rU=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777296308; c=relaxed/simple;\n\tbh=BNG/Nt3+CmK9Hyh4BW3hQ4JifMYdLAzHQ5ZifotMSIw=;\n\th=From:To:Cc:Subject:Date:Message-ID:MIME-Version:Content-Type;\n b=RegPCWPMJ5/iojLku+6TzB0VLRiWmzoErsOdI0ugWOQ8NvggqSCLJGDt0eJt0OLxyeknvycp8TaKLOKP9Qsm/fG96usvDDLrnfNbTi9VQ1ZzRouug9MG3jyQuHQXsGUIWwf8ygbeOrjesiNQ8pxqkD5LFrc5YLOx6OVZZj3UsMc=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com;\n spf=pass smtp.mailfrom=gmail.com;\n dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=quqNynFJ; arc=none smtp.client-ip=209.85.128.43", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1777296305; x=1777901105;\n darn=vger.kernel.org;\n h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n :to:from:from:to:cc:subject:date:message-id:reply-to;\n bh=tIxTISlKz5zUY/5EeJFoGXkyj7v9D4tIsE5w4iprCUU=;\n b=quqNynFJM1olmalJk/97D8eVqMRlx/yzJwk61qZeOpyXWaGIP7SJnVomWFEFbmBAqd\n 0M3lghHLLtE9tGq6xDRPkIigFhXItcvFGcW769IhXw82YNAue5iHDnjVQyUtSeCZtdx+\n +nWsxKcf0LzOpRrzYbJb1D3Pqsy79yJ0ooLfF73pu9JMEq1UYzIqX6n1w1ncPlpnqirU\n hnLT1L63Jo5jNI1qz4HU1NnDagDrfQlD+p7kxPGgAdrMehe+tO09DuSR8uP6LBlVgUpA\n QkT84oThv4tg2Un380yWzTTeO1Lu3BhgJOrGnxFFuX0YyRArV99Z0CgQsvLcxy/wt14e\n 1xuA==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777296305; x=1777901105;\n h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n :message-id:reply-to;\n bh=tIxTISlKz5zUY/5EeJFoGXkyj7v9D4tIsE5w4iprCUU=;\n b=kr7t4kDgZjybbyYoYpnUR9GxxJON0EiW+bczFrqEkd2ZJDbC9se5QwpvlV0unAoiEo\n EltrwQyD1MzDAajZvZaUZJ2QTBJ7m/SxDsp+Fc1fF7lpqicKaWtqJiuTKZ04OrlwZzOV\n jpvgWfkPTE1RsVARy7lyqcQkSRSqBrFDd17qiO+RUSaWHzZUzxU8YET1KUxSSPN/uj62\n YoEZ/sTbQk0TmYB812E8nfxOtvOPGjJ1aMKVNx/fepMRx73MpRNRoapUIeBv3PMqczUc\n gMfMpxom/aXNU8ZfNz6SVsYIi3Zp5isd2gg4tVlD5ykUCTg8+vCTvB1SzUc6LWK4V/ER\n XuWw==", "X-Forwarded-Encrypted": "i=1;\n AFNElJ82asP+GpC9xKXbv7Zk4Xzo6EDQ63vLtLM8p2mEil6xoIdxy+EOHB+COHUcYQcLWsVxgnai9TYDRpSECQ==@vger.kernel.org", "X-Gm-Message-State": "AOJu0YxbO49B3TVlEMWA4U80GL0xxtFIxSRxjhyUJA/owd5KPufWjfaX\n\t2sJjXuY35KTDuoGDL/Zu0TqW+n763JrC9MUBl39fwiZi9IP9v/58P9WR", "X-Gm-Gg": "AeBDievuPZXHxq0hg0K4ggYsCCQKh+53ReE3U52LoF7UaXTK2/CPDIVa5LQWXpdKDQr\n\tgKxW3w+dFlq9hbVkmwpvHN2RSG9QKB2DQqqrlcsDO4rwb+3QvJZrPcmtp+H/SoSfxmUl+RZmju/\n\tRK8xlUv1bvZv28cFt2pEBfaAVVbh0uOZWEEQ1OTOQO+QuJM6HBbzrttPqJb7JbkvDR9MmC4BN7S\n\t12g2IOhOLZ+dkfyEJYpsLhonX/q/g9ptT5pYXwx92/K86UkZFl2MRMYa17nNEonTMBwUkLnjrnT\n\tvsthp5PdsOpFbL/Qh6yRFF54GT1ERNaI3sGURHHFIJ+tM79pOvUHVcEAZv3IKmgWrZMc5Q4ATka\n\tvVx8v1gqIGAfRo3musL8YiOmukqtF41ZB8n3//80n0sUb1UtWx74NvDCDbZzF/8EGTqNUqN8HXZ\n\tjK+GxvXpGCx982cl/YksHsqao=", "X-Received": "by 2002:a05:600c:3b11:b0:48a:525b:e148 with SMTP id\n 5b1f17b1804b1-48a525be2f8mr399514185e9.4.1777296305018;\n Mon, 27 Apr 2026 06:25:05 -0700 (PDT)", "From": "Svyatoslav Ryhel <clamor95@gmail.com>", "To": "Prashant Gaikwad <pgaikwad@nvidia.com>,\n\tMichael Turquette <mturquette@baylibre.com>,\n\tStephen Boyd <sboyd@kernel.org>,\n\tThierry Reding <thierry.reding@kernel.org>,\n\tJonathan Hunter <jonathanh@nvidia.com>,\n\tSvyatoslav Ryhel <clamor95@gmail.com>", "Cc": "linux-clk@vger.kernel.org,\n\tlinux-tegra@vger.kernel.org,\n\tlinux-kernel@vger.kernel.org", "Subject": "[PATCH v2 0/1] clk: tegra: support 48MHz clock for pll_p_out1", "Date": "Mon, 27 Apr 2026 16:24:46 +0300", "Message-ID": "<20260427132447.118272-1-clamor95@gmail.com>", "X-Mailer": "git-send-email 2.51.0", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit" }, "content": "UEFI on Surface2 sets pll_p_out1 to 48MHz which is not supported\nby kernel and causes BUG() early on. Fix this by adding 48MHz\nclock support for pll_p_out1 along with 48MHz support for pll_a,\nmain pll_p_out1 descendant.\n\n---\nChanges in v2:\n- aligned with downstream 3.4 kernel for tegra114 logic\n---\n\nDmitry Osipenko (1):\n clk: tegra: support 48MHz clock for pll_p_out1\n\n drivers/clk/tegra/clk-pll.c | 1 +\n 1 file changed, 1 insertion(+)" }