Cover Letter Detail
Show a cover letter.
GET /api/1.1/covers/2220868/?format=api
{ "id": 2220868, "url": "http://patchwork.ozlabs.org/api/1.1/covers/2220868/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/cover/20260408-parse_iommu_cells-v13-0-fa921e92661b@oss.qualcomm.com/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/1.1/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null }, "msgid": "<20260408-parse_iommu_cells-v13-0-fa921e92661b@oss.qualcomm.com>", "date": "2026-04-08T10:03:24", "name": "[v13,0/3] of: parsing of multi #{iommu,msi}-cells in maps", "submitter": { "id": 92739, "url": "http://patchwork.ozlabs.org/api/1.1/people/92739/?format=api", "name": "Vijayanand Jitta", "email": "vijayanand.jitta@oss.qualcomm.com" }, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/cover/20260408-parse_iommu_cells-v13-0-fa921e92661b@oss.qualcomm.com/mbox/", "series": [ { "id": 499113, "url": "http://patchwork.ozlabs.org/api/1.1/series/499113/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=499113", "date": "2026-04-08T10:03:26", "name": "of: parsing of multi #{iommu,msi}-cells in maps", "version": 13, "mbox": "http://patchwork.ozlabs.org/series/499113/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/covers/2220868/comments/", "headers": { "Return-Path": "\n <linux-pci+bounces-52143-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=E5a+CiVG;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=WsAW3peb;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-52143-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"E5a+CiVG\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"WsAW3peb\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.180.131", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com" ], "Received": [ "from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4frJbr0Kjtz1xtJ\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 08 Apr 2026 20:05:44 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id A1E2E30038EC\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 8 Apr 2026 10:04:12 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 728DC3B7756;\n\tWed, 8 Apr 2026 10:03:57 +0000 (UTC)", "from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 826913B6376\n\tfor <linux-pci@vger.kernel.org>; Wed, 8 Apr 2026 10:03:46 +0000 (UTC)", "from pps.filterd (m0279872.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 6387HENP1619693\n\tfor <linux-pci@vger.kernel.org>; Wed, 8 Apr 2026 10:03:44 GMT", "from mail-pf1-f197.google.com (mail-pf1-f197.google.com\n [209.85.210.197])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ddacrj7rq-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-pci@vger.kernel.org>; Wed, 08 Apr 2026 10:03:44 +0000 (GMT)", "by mail-pf1-f197.google.com with SMTP id\n d2e1a72fcca58-82ca8323edbso7882711b3a.1\n for <linux-pci@vger.kernel.org>; Wed, 08 Apr 2026 03:03:44 -0700 (PDT)", "from hu-vjitta-hyd.qualcomm.com ([202.46.23.25])\n by smtp.gmail.com with ESMTPSA id\n d2e1a72fcca58-82cf9b5fb22sm25805584b3a.26.2026.04.08.03.03.32\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 08 Apr 2026 03:03:42 -0700 (PDT)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1775642636; cv=none;\n b=tvjDohSfotUQnfyAc0oI+FMGiOuApvmosHiUn09l2wbJVQm/QgRQOah5vB4nCQlH5tFt9epSFzSf7D+twahgiH9CW1XbSNcj5pklmhJhf71ZhDy8URBaoygky647JH+LZ8FBunEKqdx5dTHKptCV7dOynoecRVJZZezMTKVSC/Y=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1775642636; c=relaxed/simple;\n\tbh=k94qEoqP6LeaqMjZ56JkwcDL9Caxb++/1ywGR2aNrcE=;\n\th=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc;\n b=Tx5nkpOcosYaHyMTmNMi9QFtDAPVgy6X95zZxLvnXORHQRWZqhvyAk7wjauKFFyl/n8LGN8vc2rHI5AXznf2BZfSR/k8fUESQPY9fqVvfa5wGArqoD+CkqxBjcKo1gg3zHArWwJY+L3jlYtRL8wNUhDL0AaR/u7NNLgoCCM02wI=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=E5a+CiVG;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=WsAW3peb; arc=none smtp.client-ip=205.220.180.131", "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:message-id\n\t:mime-version:subject:to; s=qcppdkim1; bh=7S+jIsI8IolI8S/0NzS+SU\n\tgTDKQIENCfMEWeyQ17RZs=; b=E5a+CiVGxDzyfBjpQZeW+h8coO6mDpkw3C4VLr\n\tIl7IruwRRyGVifBF2tWEIh0RITVBUh7wynkqqBDiu0qvVthDXizphb40Z0fXg7l1\n\t4ePD+LWpuMLVmio17YTK1QVRNMPOyHYbMWFwoed9dZ4dSV6Mg9UfbYAstBHh0LrC\n\tZcRfFoLo3Ctd4aDMK0HXfG7wz4TO1bUEzKb0WISeGCY/qyVcs8KZiv5bhjTW+QUi\n\tMjqFoHQ/Aq+Lu9LM0xUn0dFnnR/PTKUZzQwF1+yIbkQFbo36+N0foO3Q1elT13BM\n\tppen4soBoDXUil18hOzE/8lDj63ocv022uBlYiZUp66jejBA==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775642623; x=1776247423;\n darn=vger.kernel.org;\n h=cc:to:content-transfer-encoding:mime-version:message-id:date\n :subject:from:from:to:cc:subject:date:message-id:reply-to;\n bh=7S+jIsI8IolI8S/0NzS+SUgTDKQIENCfMEWeyQ17RZs=;\n b=WsAW3pebq2PHl8lUA6Rep2AMMJvNex+3AhplJiFVEOWNTE518MRge/hAYnS0kzzpHw\n 4/L98bJ1SlkJaxmoY9SRyNY56161x1feGBIK62eXzHepN09ivBZAeVUzO26vvCuDOv2/\n tW6m2ImbtU+mp9x3FGqDUXMfRw9rmBsiICHlr2NmNyhhwD3nPpsPEr4SJ8uTlT1PsgGe\n 5dOYB7N3Xy9XiUaZWjfPb0Zau+76i29KerJ9+hCorJaJTnxJKkHw+dlfZZ24skXyR0aE\n 820mGIp4oKs8By7Qs7JeNxFEy3gAYLPxzAe0jH8JR3y7utLOpyzPqQXlZB2Q3fgmgrEN\n Y+ag==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775642623; x=1776247423;\n h=cc:to:content-transfer-encoding:mime-version:message-id:date\n :subject:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n :message-id:reply-to;\n bh=7S+jIsI8IolI8S/0NzS+SUgTDKQIENCfMEWeyQ17RZs=;\n b=XgE0RJ4D/xG0HrHh5w0/3vpNHS2b7788nZ0mxQirBU4TOESZ7OctNCq9aZAbEz8MAq\n 4NUePYeCxDYhRhOJex9EmoQQkkKhnRdyRLcy0gs1tpGstRqkZXNtDIghiOWs2OgpQrPP\n mmNU0noa+xsuDhwOpXAmDsm/fxCzI2dUpENeMxg9DRtFBbi80LyO6lJwdgiSfGrAJW7u\n hjr1/+c45VuVcEXqsn6u1DAXLPSGcoiYPFZXHVvJgpYIwHlzI79Su7pey/1qmKAUBsst\n cunbnuCB9AsT5PSPExsBK6Gf47+Om2+6HLG04le9fIwYLeNYO0JAS8cfvZ7cz4pEjbou\n ZIWg==", "X-Forwarded-Encrypted": "i=1;\n AJvYcCW89owOKZYpwGAGPt6Vtzo+8gk4cB3QuO4KEYFzNwCPyGfiwJHvPeJYQtiJjgkYCdh4ouXeJRIUbBc=@vger.kernel.org", "X-Gm-Message-State": "AOJu0YwFYsdQbJZLhCmzmexrXNpyiRAHD5zehwiHqYk2ccw1pJamPA49\n\tbQg9l4a1La1ecYHktcRytpQt+kq5Ze02Vk+hX15o/2nOsTNJXx0rdwi21j4ldfORXQIPwbTO0UO\n\tYWJErsY8pu0lJLmWQYwJhznkob5rxVV3+5ojj3wBLqaQI5QiTOzkiARSulnjF5Vo=", "X-Gm-Gg": "AeBDiev3PpaI5oGcKMALicXMD9nUZg3yNc//BOf3cn50vFxRODSW2Az4PGCsmrNhYrd\n\tgN3tkUaw2LdbGUdhrRUDBI7FiQ/up/JLScM2YF5m3XxBpBiW7shNDHDh9Y8nW9I5aa6Ptrlr9Oi\n\tR/DwN5VoijabzWgSDOcJF8ug30LTmTc7uWh8hfrafPb95PVNc/UV78iRYdX0O2HSzdZ+bRtFnH4\n\tuAadoW4eJVoLP4Yrj2imx2Af028/Ibm5yBwufSvuRDf/3f3veveXwASSaicFSCrXp3PerTb9YcH\n\tcE3QREma/WZLWLqslnGqBSDJjhisOB3F26eb95UjrdQJYY7PBq7yud/e2KtXYsk8ypptvneydJV\n\tNC7uyoObbamBhRqmOTmpEH5Ga5+y7o6Q9emAf1khgd5t2sdm65u3uu9Mc", "X-Received": [ "by 2002:a05:6a00:3696:b0:827:2a07:231d with SMTP id\n d2e1a72fcca58-82d0da77231mr19594597b3a.17.1775642623055;\n Wed, 08 Apr 2026 03:03:43 -0700 (PDT)", "by 2002:a05:6a00:3696:b0:827:2a07:231d with SMTP id\n d2e1a72fcca58-82d0da77231mr19594542b3a.17.1775642622439;\n Wed, 08 Apr 2026 03:03:42 -0700 (PDT)" ], "From": "Vijayanand Jitta <vijayanand.jitta@oss.qualcomm.com>", "Subject": "[PATCH v13 0/3] of: parsing of multi #{iommu,msi}-cells in maps", "Date": "Wed, 08 Apr 2026 15:33:24 +0530", "Message-Id": "<20260408-parse_iommu_cells-v13-0-fa921e92661b@oss.qualcomm.com>", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "X-B4-Tracking": "v=1; b=H4sIAOwn1mkC/33PQY7CMAwF0KugrCcoTkinnRX3QAi5jgORCmUSq\n ECod8ew6qKwsfQt+1l+qMI5cVF/i4fKPKSS+pMEcD8LRQc87VmnIA1lja2MM6DPmAvvUn88Xnf\n EXVc0kHO/VY3ctqhk75w5ptsb3WwlH1K59Pn+vjE0r+43bWi00asALTETeYZ1X8ry/4odydRSi\n nqhA5ip1MxJYISiykZC9Aih/kTBhLJ+lgKhIHJET4ZrS58oO6Hc7H9ghQpMMTjjmbGZocZxfAK\n rbA/VmwEAAA==", "X-Change-ID": "20260301-parse_iommu_cells-1c33768aebba", "To": "Nipun Gupta <nipun.gupta@amd.com>,\n Nikhil Agarwal <nikhil.agarwal@amd.com>, Joerg Roedel <joro@8bytes.org>,\n Will Deacon <will@kernel.org>, Robin Murphy <robin.murphy@arm.com>,\n Marc Zyngier <maz@kernel.org>, Lorenzo Pieralisi <lpieralisi@kernel.org>,\n Thomas Gleixner <tglx@kernel.org>, Saravana Kannan <saravanak@kernel.org>,\n Richard Zhu <hongxing.zhu@nxp.com>, Lucas Stach <l.stach@pengutronix.de>,\n\t=?utf-8?q?Krzysztof_Wilczy=C5=84ski?= <kwilczynski@kernel.org>,\n Manivannan Sadhasivam <mani@kernel.org>, Bjorn Helgaas <bhelgaas@google.com>,\n Frank Li <Frank.Li@nxp.com>, Sascha Hauer <s.hauer@pengutronix.de>,\n Pengutronix Kernel Team <kernel@pengutronix.de>,\n Fabio Estevam <festevam@gmail.com>, Juergen Gross <jgross@suse.com>,\n Stefano Stabellini <sstabellini@kernel.org>,\n Oleksandr Tyshchenko <oleksandr_tyshchenko@epam.com>,\n Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>,\n Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>,\n Bjorn Andersson <bjorn.andersson@oss.qualcomm.com>,\n Rob Herring <robh@kernel.org>, Conor Dooley <conor+dt@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Prakash Gupta <prakash.gupta@oss.qualcomm.com>,\n Vikash Garodia <vikash.garodia@oss.qualcomm.com>", "Cc": "linux-kernel@vger.kernel.org, iommu@lists.linux.dev,\n linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,\n linux-pci@vger.kernel.org, imx@lists.linux.dev,\n xen-devel@lists.xenproject.org, linux-arm-msm@vger.kernel.org,\n Vijayanand Jitta <vijayanand.jitta@oss.qualcomm.com>,\n Charan Teja Kalla <charan.kalla@oss.qualcomm.com>", "X-Mailer": "b4 0.15.1", "X-Developer-Signature": "v=1; a=ed25519-sha256; t=1775642611; l=6465;\n i=vijayanand.jitta@oss.qualcomm.com; s=20260301; h=from:subject:message-id;\n bh=k94qEoqP6LeaqMjZ56JkwcDL9Caxb++/1ywGR2aNrcE=;\n b=Fa93m6jMAv59XO0RGhV08H7u/lbeMgEu+VO89mYeYe9+udo03+OfW5l6aRjt+/+cujOgn9u6U\n /txq4POfFP1D4nQK6IieIAafLv29dRyBbPOkaAXwmZAh5zFPlwXVp/j", "X-Developer-Key": "i=vijayanand.jitta@oss.qualcomm.com; a=ed25519;\n pk=Lpi7Cs3wHe8KZtqvyci7FTOLzsKpEHKGCaPNZw+1zRI=", "X-Proofpoint-ORIG-GUID": "HRfI5nruyBAzm2ofkcCStIt7rS4IwQzM", "X-Proofpoint-GUID": "HRfI5nruyBAzm2ofkcCStIt7rS4IwQzM", "X-Authority-Analysis": "v=2.4 cv=WZs8rUhX c=1 sm=1 tr=0 ts=69d62800 cx=c_pps\n a=rEQLjTOiSrHUhVqRoksmgQ==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17\n a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22\n a=VwQbUJbxAAAA:8 a=COk6AnOGAAAA:8 a=NEAV23lmAAAA:8 a=bC-a23v3AAAA:8\n a=EUspDBNiAAAA:8 a=qMDWySynzQg1s02BiloA:9 a=QEXdDO2ut3YA:10\n a=2VI0MkxyNR6bbpdq8BZq:22 a=TjNXssC_j7lpFel5tvFf:22 a=FO4_E8m0qiDe52t0p3_H:22", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDA4MDA5MSBTYWx0ZWRfXzPd/wnvz2lkd\n FLO1VRVK66FbdD1ipMIbJJcwM4D2ktDDRREXsNIOicr7EhHOG0Mew3m45mxpIelB/dcS/H9uaiQ\n wbxUH4pQGTyH9YNhgsknP+z7agTDoRetbUKgAiu/+9rgT/hHG+VDzNai3uBIU8OaiwADoNxDLFS\n qaw4sPti7FQ50ZvtMnZ8v6XL8ePWtEwoh+jFWoioYxRu3nENW+cChI/KTV3F9BYU3CmFLonPxo8\n DLao9u3GTPI2TMSzAcVmR45Xd0G/H8rVTGZpLS8/wCKtITVHWdRvprnQM2bZuSsfV0nDQ1ULIS6\n qUWKQLzNhDG6IaLeHmVMDN8xb7ZblmfKeiZkGkE0+FaWSGCQ/gC5d0/phKJQeqqe87hBBuyiuiC\n pclqMKLvtOBPmXTS2dX0xc7TbYMm0vWSPqjxRtIgMHlsM37BCYQ5IAu9y6EiAbw2khnljvygqC4\n Z+b7uCI0hsuRvZNTiJw==", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-08_03,2026-04-08_01,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n suspectscore=0 malwarescore=0 adultscore=0 phishscore=0 clxscore=1015\n bulkscore=0 lowpriorityscore=0 spamscore=0 priorityscore=1501 impostorscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604080091" }, "content": "So far our parsing of {iommu,msi}-map properties has always blindly\nassumed that the output specifiers will always have exactly 1 cell.\nThis typically does happen to be the case, but is not actually enforced\n(and the PCI msi-map binding even explicitly states support for 0 or 1\ncells) - as a result we've now ended up with dodgy DTs out in the field\nwhich depend on this behaviour to map a 1-cell specifier for a 2-cell\nprovider, despite that being bogus per the bindings themselves.\n\nSince there is some potential use[1] in being able to map at least\nsingle input IDs to multi-cell output specifiers (and properly support\n0-cell outputs as well), add support for properly parsing and using the\ntarget nodes' #cells values, albeit with the unfortunate complication of\nstill having to work around expectations of the old behaviour too.\n\t\t\t\t\t\t\t-- Robin.\n\nUnlike single #{}-cell, it is complex to establish a linear relation\nbetween input 'id' and output specifier for multi-cell properties, thus\nit is always expected that len never going to be > 1. \n\nThese changes have been tested on QEMU for the arm64 architecture.\n\nSince, this would also need update in dt-schema, raised PR[2] for the\nsame.\n\n[1] https://lore.kernel.org/all/20250627-video_cb-v3-0-51e18c0ffbce@quicinc.com/\n[2] PR for iommu-map dtschema: https://github.com/devicetree-org/dt-schema/pull/184\n\nRobin,\n\nCould this series be pulled into an immutable branch/tag, if it doesn't make\nit into the v7.1 merge window? There are client changes dependent on it,\nSo it would help to get them moving forward rather than waiting another\ncycle.\n\nThanks,\nVijay\n\nV13:\n - Fix bad_map handling in of_map_id(): 'cells' is re-initialized to 0\n on each loop iteration, so the !bad_map guard was insufficient, cells\n stayed 0 for all entries after the first. Fix by explicitly setting\n cells=1 when bad_map is true on every iteration.\n - Collected Acked-by from Frank Li.\n\n Link to v12:\n https://patch.msgid.link/20260331-parse_iommu_cells-v12-0-decfd305eea9@oss.qualcomm.com\n\nV12:\n - Call of_node_put() unconditionally in imx_pcie_add_lut_by_rid()\n thereby addressing comments from Bjorn Helgaas.\n\n Link to v11:\n https://lore.kernel.org/r/20260325-parse_iommu_cells-v11-0-1fefa5c0e82c@oss.qualcomm.com\n\nV11:\n - Added explicit filter_np parameter to of_map_id() and of_map_msi_id()\n per Dmitry Baryshkov's review feedback, making the filter explicit\n instead of overloading arg->np as both input filter and output parameter.\n - Removed of_node_put() from inside of_map_id(), making the caller responsible\n for reference management. Updated of_msi_xlate() to properly handle reference counting.\n - Collected ACKed by tags, and fixed minor typos.\n Link to v10:\n https://lore.kernel.org/r/20260309-parse_iommu_cells-v10-0-c62fcaa5a1d8@oss.qualcomm.com\n\nV10:\n - Move of_map_iommu_id()/of_map_msi_id() from include/linux/of.h to\n drivers/of/base.c as out-of-line helpers per feedback from Marc Zyngier\n and Rob Herring.\n - Add kernel-doc to document both helpers for discoverability and\n usage clarity.\n - Fix of_map_msi_id() wrapper and all its callers (cdx_msi.c,\n irq-gic-its-msi-parent.c, drivers/of/irq.c) to correctly use the new\n struct of_phandle_args-based API with proper of_node_put() handling\n as per feeback from Dmitry.\n Link to v9:\n https://lore.kernel.org/r/20260301-parse_iommu_cells-v9-0-4d1bceecc5e1@oss.qualcomm.com\n\nV9:\n - Updated TO/CC list based on feedback to include all relevant\n maintainers.\n - No functional changes to the patches themselves.\n\n Link to V8:\n https://lore.kernel.org/all/20260226074245.3098486-1-vijayanand.jitta@oss.qualcomm.com/\n\nV8:\n - Removed mentions of of_map_args from commit message to match code.\n\n Link to V7:\n https://lore.kernel.org/all/20260210101157.2145113-1-vijayanand.jitta@oss.qualcomm.com/\n\nV7:\n - Removed of_map_id_args structure and replaced it with\n of_phandle_args as suggested by Dmitry.\n\n Link to V6:\n https://lore.kernel.org/all/20260121055400.937856-1-vijayanand.jitta@oss.qualcomm.com/\n\nV6:\n - Fixed build error reported by kernel test bot.\n\n Link to V5:\n https://lore.kernel.org/all/20260118181125.1436036-1-vijayanand.jitta@oss.qualcomm.com/\n\nV5:\n - Fixed Build Warnings.\n - Raised PR for iommu-map dtschema: https://github.com/devicetree-org/dt-schema/pull/184\n\n Link to V4:\n https://lore.kernel.org/all/20251231114257.2382820-1-vijayanand.jitta@oss.qualcomm.com/\n\nV4:\n - Added Reviewed-by tag.\n - Resolved warnings reported by kernel test bot, minor code\n reorganization.\n\n Link to V3:\n https://lore.kernel.org/all/20251221213602.2413124-1-vijayanand.jitta@oss.qualcomm.com/\n\nV3:\n - Added Reviewed-by tag.\n - Updated of_map_id_args struct as a wrapper to of_phandle_args and\n added comment description as suggested by Rob Herring.\n\n Link to V2:\n https://lore.kernel.org/all/20251204095530.8627-1-vijayanand.jitta@oss.qualcomm.com/\n\nV2:\n - Incorporated the patches from Robin that does the clean implementation.\n - Dropped the patches the were adding multi-map support from this series\n as suggested.\n\nV1:\n https://lore.kernel.org/all/cover.1762235099.git.charan.kalla@oss.qualcomm.com/\n\nRFC:\n https://lore.kernel.org/all/20250928171718.436440-1-charan.kalla@oss.qualcomm.com/#r\n\nSigned-off-by: Vijayanand Jitta <vijayanand.jitta@oss.qualcomm.com>\n---\n---\nCharan Teja Kalla (1):\n of: Factor arguments passed to of_map_id() into a struct\n\nRobin Murphy (2):\n of: Add convenience wrappers for of_map_id()\n of: Respect #{iommu,msi}-cells in maps\n\n drivers/cdx/cdx_msi.c | 8 +-\n drivers/iommu/of_iommu.c | 6 +-\n drivers/irqchip/irq-gic-its-msi-parent.c | 11 +-\n drivers/of/base.c | 215 ++++++++++++++++++++++++-------\n drivers/of/irq.c | 11 +-\n drivers/pci/controller/dwc/pci-imx6.c | 34 +++--\n drivers/pci/controller/pcie-apple.c | 6 +-\n drivers/xen/grant-dma-ops.c | 5 +-\n include/linux/of.h | 30 ++++-\n 9 files changed, 242 insertions(+), 84 deletions(-)\n---\nbase-commit: 3fa5e5702a82d259897bd7e209469bc06368bf31\nchange-id: 20260301-parse_iommu_cells-1c33768aebba\n\nBest regards,\n-- \nVijayanand Jitta <vijayanand.jitta@oss.qualcomm.com>" }