Cover Letter Detail
Show a cover letter.
GET /api/1.1/covers/2220777/?format=api
{ "id": 2220777, "url": "http://patchwork.ozlabs.org/api/1.1/covers/2220777/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/cover/20260408025243.1155482-1-eleanor.lin@realtek.com/", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/1.1/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260408025243.1155482-1-eleanor.lin@realtek.com>", "date": "2026-04-08T02:52:39", "name": "[v2,0/4] gpio: realtek: Add support for Realtek DHC RTD1625", "submitter": { "id": 92797, "url": "http://patchwork.ozlabs.org/api/1.1/people/92797/?format=api", "name": "Yu-Chun Lin [林祐君]", "email": "eleanor.lin@realtek.com" }, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/cover/20260408025243.1155482-1-eleanor.lin@realtek.com/mbox/", "series": [ { "id": 499060, "url": "http://patchwork.ozlabs.org/api/1.1/series/499060/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-gpio/list/?series=499060", "date": "2026-04-08T02:52:40", "name": "gpio: realtek: Add support for Realtek DHC RTD1625", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/499060/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/covers/2220777/comments/", "headers": { "Return-Path": "\n <linux-gpio+bounces-34856-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=realtek.com header.i=@realtek.com header.a=rsa-sha256\n header.s=dkim header.b=jeLorVzT;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-gpio+bounces-34856-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=realtek.com header.i=@realtek.com\n header.b=\"jeLorVzT\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=211.75.126.72", "smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=realtek.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=realtek.com" ], "Received": [ "from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fr7922q0Sz1yD3\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 08 Apr 2026 13:00:22 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id A8DC7303C122\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 8 Apr 2026 02:55:58 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 070BB375ACB;\n\tWed, 8 Apr 2026 02:55:44 +0000 (UTC)", "from rtits2.realtek.com.tw (rtits2.realtek.com [211.75.126.72])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 9BBB134A3C5;\n\tWed, 8 Apr 2026 02:55:40 +0000 (UTC)", "from mail.realtek.com (rtkexhmbs04.realtek.com.tw[10.21.1.54])\n\tby rtits2.realtek.com.tw (8.15.2/3.26/5.94) with ESMTPS id 6382qiW432349140\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK);\n\tWed, 8 Apr 2026 10:52:44 +0800", "from RTKEXHMBS05.realtek.com.tw (10.21.1.55) by\n RTKEXHMBS04.realtek.com.tw (10.21.1.54) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.1748.10; Wed, 8 Apr 2026 10:52:43 +0800", "from cn1dhc-k02 (172.21.252.101) by RTKEXHMBS05.realtek.com.tw\n (10.21.1.55) with Microsoft SMTP Server id 15.2.1748.10 via Frontend\n Transport; Wed, 8 Apr 2026 10:52:43 +0800" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1775616943; cv=none;\n b=bHLl1SSnF9bAD87jDRkGKdZ9EPwJxr+cPGljl2oeDuIBbYh6+k1b22xsBgDvs/f5L+oH1h/wX2fFIEZ5IXmhlscmj7zkT7l4lYEDP8uNV0diJZX3LBgo+p/C7IwcgWJocarfcK7iigrx9ItPk8EDur5K4z4F3neN7hd4LSnEnfc=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1775616943; c=relaxed/simple;\n\tbh=XFvWllJSsLOijhHnkQ2L4DsQgBChEq3/WnfXA5Q0B7c=;\n\th=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type;\n b=TQ9938asoqbKdB5qnbYAKwigREZP7aZ/O3b4e0RQXB5MAiXAUrYCUBt0FvIFICh1zNHZveFo61jKxGs3MZOsu1ckdbWHJGO+Ytknimg4TvGfOb5Hmeq0bcYX9rEUCtm7rVcVkrwv5DGnUiJnr9NkVUTZCJWemDWwE89NY+ZfKbI=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=realtek.com;\n spf=pass smtp.mailfrom=realtek.com;\n dkim=pass (2048-bit key) header.d=realtek.com header.i=@realtek.com\n header.b=jeLorVzT; arc=none smtp.client-ip=211.75.126.72", "X-SpamFilter-By": "ArmorX SpamTrap 5.80 with qID 6382qiW432349140,\n This message is accepted by code: ctloc85258", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=realtek.com; s=dkim;\n\tt=1775616764; bh=mBZ+9wwU9W5WTYXOus5oBw4pUKaX3Z9YycBoP/w4eV4=;\n\th=From:To:CC:Subject:Date:Message-ID:MIME-Version:\n\t Content-Transfer-Encoding:Content-Type;\n\tb=jeLorVzTDLiqko5yaNCFmMS4xzdHQJqlhy9URTx2H43991fsL3N79veBoQHtXotQw\n\t q2TL+pbd5kVxLHZYRqoizgxKjzyp5x7pLmHmc0UPiPCqplpq1n7nj5iRSLDm+2+09W\n\t PtysiRVyEL3AahHlnUBZhCWN8lHOZYOhZRxkpGJl5GFsDCzbRQdfizoiyuyv/hT1m9\n\t EGWTDiDGWRythgW9WKtaF+athLm5AcRwjpcfFwcJezzrwVJGoGNPMQdyNsJbVT+WHz\n\t jjTQbDifbtzkMBalZI1FlUqDmqz8W8UJ++764un9U5mMzIjUpCX8NRoFdu5G9AmoJY\n\t um76F+C7h1lRw==", "From": "Yu-Chun Lin <eleanor.lin@realtek.com>", "To": "<linusw@kernel.org>, <brgl@kernel.org>, <robh@kernel.org>,\n <krzk+dt@kernel.org>, <conor+dt@kernel.org>, <afaerber@suse.com>,\n <tychang@realtek.com>", "CC": "<linux-gpio@vger.kernel.org>, <devicetree@vger.kernel.org>,\n <linux-kernel@vger.kernel.org>,\n <linux-arm-kernel@lists.infradead.org>,\n <linux-realtek-soc@lists.infradead.org>, <cy.huang@realtek.com>,\n <stanley_chang@realtek.com>, <eleanor.lin@realtek.com>,\n <james.tai@realtek.com>", "Subject": "[PATCH v2 0/4] gpio: realtek: Add support for Realtek DHC RTD1625", "Date": "Wed, 8 Apr 2026 10:52:39 +0800", "Message-ID": "<20260408025243.1155482-1-eleanor.lin@realtek.com>", "X-Mailer": "git-send-email 2.50.1", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain" }, "content": "This series adds GPIO support for the Realtek DHC RTD1625 SoC.\n\nUnlike the existing driver (gpio-rtd.c) which uses shared bank registers,\nthe RTD1625 features a per-pin register architecture where each GPIO line\nis managed by its own dedicated 32-bit control register. This distinct\nhardware design requires a new, separate driver.\n\nThe device tree changes in this series (Patch 3) depend on the RTD1625 pinctrl\ndriver, which is currently under review and has not been merged yet.\n\nThe dependent pinctrl patch can be found here:\nhttps://lore.kernel.org/lkml/20260317115411.2154365-9-eleanor.lin@realtek.com/\n\nBest Regards,\nYu-Chun Lin\n---\nChanges in v2:\n- Move DTS patch to the end of the series.\n\nPatch 1 (gpio: Remove \"default y\" in Kconfig): \n- New patch.\n\nPatch 2 (dt-bindings: gpio: realtek: Add realtek,rtd1625-gpio):\n- Merge two memory regions into one.\n- Add a description for the reg region.\n\nPatch 3 (gpio: realtek: Add driver for Realtek DHC RTD1625 SoC):\n- Remove \"default y\".\n- Add base_offset member to struct rtd1625_gpio_info to handle merged regions.\n\nPatch 4 (arm64: dts: realtek: Add GPIO support for RTD1625):\n- Merge two reg memory regions.\n- Remove redundant status setting.\n\nv1: https://lore.kernel.org/lkml/20260331113835.3510341-1-eleanor.lin@realtek.com/\n\nTzuyi Chang (2):\n dt-bindings: gpio: realtek: Add realtek,rtd1625-gpio\n gpio: realtek: Add driver for Realtek DHC RTD1625 SoC\n\nYu-Chun Lin (2):\n gpio: Remove \"default y\" in Kconfig\n arm64: dts: realtek: Add GPIO support for RTD1625\n\n .../bindings/gpio/realtek,rtd1625-gpio.yaml | 82 +++\n arch/arm64/boot/dts/realtek/kent.dtsi | 39 ++\n drivers/gpio/Kconfig | 12 +-\n drivers/gpio/Makefile | 1 +\n drivers/gpio/gpio-rtd1625.c | 584 ++++++++++++++++++\n 5 files changed, 717 insertions(+), 1 deletion(-)\n create mode 100644 Documentation/devicetree/bindings/gpio/realtek,rtd1625-gpio.yaml\n create mode 100644 drivers/gpio/gpio-rtd1625.c" }