Show a cover letter.

GET /api/1.1/covers/2220521/?format=api
HTTP 200 OK
Allow: GET, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2220521,
    "url": "http://patchwork.ozlabs.org/api/1.1/covers/2220521/?format=api",
    "web_url": "http://patchwork.ozlabs.org/project/linux-pci/cover/20260407-d3cold-v4-0-bb171f75b465@oss.qualcomm.com/",
    "project": {
        "id": 28,
        "url": "http://patchwork.ozlabs.org/api/1.1/projects/28/?format=api",
        "name": "Linux PCI development",
        "link_name": "linux-pci",
        "list_id": "linux-pci.vger.kernel.org",
        "list_email": "linux-pci@vger.kernel.org",
        "web_url": null,
        "scm_url": null,
        "webscm_url": null
    },
    "msgid": "<20260407-d3cold-v4-0-bb171f75b465@oss.qualcomm.com>",
    "date": "2026-04-07T13:03:07",
    "name": "[v4,0/5] PCI: qcom: Add D3cold support",
    "submitter": {
        "id": 89908,
        "url": "http://patchwork.ozlabs.org/api/1.1/people/89908/?format=api",
        "name": "Krishna Chaitanya Chundru",
        "email": "krishna.chundru@oss.qualcomm.com"
    },
    "mbox": "http://patchwork.ozlabs.org/project/linux-pci/cover/20260407-d3cold-v4-0-bb171f75b465@oss.qualcomm.com/mbox/",
    "series": [
        {
            "id": 498980,
            "url": "http://patchwork.ozlabs.org/api/1.1/series/498980/?format=api",
            "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=498980",
            "date": "2026-04-07T13:03:07",
            "name": "PCI: qcom: Add D3cold support",
            "version": 4,
            "mbox": "http://patchwork.ozlabs.org/series/498980/mbox/"
        }
    ],
    "comments": "http://patchwork.ozlabs.org/api/covers/2220521/comments/",
    "headers": {
        "Return-Path": "\n <linux-pci+bounces-52059-incoming=patchwork.ozlabs.org@vger.kernel.org>",
        "X-Original-To": [
            "incoming@patchwork.ozlabs.org",
            "linux-pci@vger.kernel.org"
        ],
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=H22OXZ5d;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=Pl6F8mjM;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=104.64.211.4; helo=sin.lore.kernel.org;\n envelope-from=linux-pci+bounces-52059-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)",
            "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"H22OXZ5d\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"Pl6F8mjM\"",
            "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.168.131",
            "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com",
            "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com"
        ],
        "Received": [
            "from sin.lore.kernel.org (sin.lore.kernel.org [104.64.211.4])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fqmbp0sdTz1yD3\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 07 Apr 2026 23:03:50 +1000 (AEST)",
            "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id 2C50B3013FD7\n\tfor <incoming@patchwork.ozlabs.org>; Tue,  7 Apr 2026 13:03:29 +0000 (UTC)",
            "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id E58933B47D8;\n\tTue,  7 Apr 2026 13:03:24 +0000 (UTC)",
            "from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com\n [205.220.168.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id CA3803A1D05\n\tfor <linux-pci@vger.kernel.org>; Tue,  7 Apr 2026 13:03:22 +0000 (UTC)",
            "from pps.filterd (m0279866.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 637CUajk493331\n\tfor <linux-pci@vger.kernel.org>; Tue, 7 Apr 2026 13:03:22 GMT",
            "from mail-pl1-f200.google.com (mail-pl1-f200.google.com\n [209.85.214.200])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dcmr8trk4-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor <linux-pci@vger.kernel.org>; Tue, 07 Apr 2026 13:03:22 +0000 (GMT)",
            "by mail-pl1-f200.google.com with SMTP id\n d9443c01a7336-2b0b57e192bso38832685ad.1\n        for <linux-pci@vger.kernel.org>; Tue, 07 Apr 2026 06:03:21 -0700 (PDT)",
            "from hu-krichai-hyd.qualcomm.com ([202.46.23.25])\n        by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b2749794e8sm181564885ad.53.2026.04.07.06.03.15\n        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n        Tue, 07 Apr 2026 06:03:19 -0700 (PDT)"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1775567004; cv=none;\n b=sHDKXeOtKmKk0q8Y2Xe4OJp2uXDqRY8MExh/z2WNe7LWt7QpX8XC6Q/Gqnsiw5p7OhPejVp/40bMcWxju7/KqZKyQaRsSJ7br436xZUjsuMYRYYeCHCNAcb4arZOdceE7K6l+Q7cIfuUQ1oZOeu+xmz7ljF6+LeGSS0w96aiJ+8=",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1775567004; c=relaxed/simple;\n\tbh=bbZHPBwF0Y3DBIKbxtiScwcSKdeSgmMbid936OxbnBU=;\n\th=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc;\n b=pkHRI64HfIAk3va8U/HzJrhQkci7hh1vcGtrEa/NFwMXjWojgDxDzn1SPlyF1k2d8ukHnzuT6/pGB+CTLPhUywzb0tLhuc+4i4whbQEXmwu8rLSw1+JCzWmRF0488BTbFuelfBb6VMZrJ49NoqSMghrIgOjl1GNJnEwxeLloytw=",
        "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=H22OXZ5d;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=Pl6F8mjM; arc=none smtp.client-ip=205.220.168.131",
        "DKIM-Signature": [
            "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:message-id\n\t:mime-version:subject:to; s=qcppdkim1; bh=EWfiOTUoMlsU2KnUtPmDzh\n\tDH5pQC5b/7NcEX/ql4yZI=; b=H22OXZ5ddH0SJQY6Os/LiT+625TJYyTYzyuCUF\n\tTZYWDMdjkRSss8plmfoBBM6Ng0i4A5guCSGs+sa4gSNwDhOFAu+3JiMniPXH3UTh\n\tbsBbSFTvJ3CR5jFXLQoSwtbnauWHZC/PQufPKl20d5fyCs4taQXytVpy1hsoJQsq\n\tRrmI7M340+JMnJwSk7L1gpveK7m9JWIiLA3xqwFNN1MU60G91y/iNuFfQcS6QVCq\n\tCPQM3puRQiVGnTzq2uRTkcSQei1fTW7H577bcuLYgOAbq+btq9S6fmFwz2uT4fMy\n\tDptwRqFxYGK39BkfcD26NhnNMAwvM4uCnfvgQdyTy4BlP+qg==",
            "v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=oss.qualcomm.com; s=google; t=1775567001; x=1776171801;\n darn=vger.kernel.org;\n        h=cc:to:content-transfer-encoding:mime-version:message-id:date\n         :subject:from:from:to:cc:subject:date:message-id:reply-to;\n        bh=EWfiOTUoMlsU2KnUtPmDzhDH5pQC5b/7NcEX/ql4yZI=;\n        b=Pl6F8mjM5It+LLzKP/hXPSmky/0JW1PY9B0nYQ+dqiljHBExdmWIH7t/dsGNxXF3O0\n         1xD5SfEIkIBGqwUCrqBJ0iHV7GnKBN0EZs3J5tdoZ6WHt1v0x6kTkTyW4qdKrqNXVzxW\n         hR9DYnkvQtpxW+SvQl406c11EAXnaBHjk8YRv9OY9n1G2PqcplwUy02VbpWE/O/xKst/\n         RdpEm17fdDHXjAEwajpm5mzVB8lz7u3A55Kpzn18JnwhvHJYerd5Xkkpe18aKH6I6N0f\n         WEAbu5jeC61uX8Ujp+Vkl6aGiUfbt9XtSHoVF+RreyqQmUGKL1vPy2SzJW2CI8ILTlF9\n         Yo7w=="
        ],
        "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=1e100.net; s=20251104; t=1775567001; x=1776171801;\n        h=cc:to:content-transfer-encoding:mime-version:message-id:date\n         :subject:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date\n         :message-id:reply-to;\n        bh=EWfiOTUoMlsU2KnUtPmDzhDH5pQC5b/7NcEX/ql4yZI=;\n        b=cYi/24txkXHRuFXFBJyn60hrpQY9MswGqhqUY5ayFVamPCZDhQaizD8in6iks/a/Yh\n         gxU0ZnwzlX17wT8xNuLhnF5V/9sp418FrfWM5GFI67E+9PFMN2pkGCJVZ1EZXVqmIvSa\n         E2OcjtlMDxbzHB5rULDOmFgeAXKRyVPn38M+lS8yAHHP1umFyuq2y5A383cGj3bEUMBL\n         5lkZ6OFEFIFw+d20DtlinKw6WaZLXLoS3YVWN9oBvYjThdT2bOztmVONOkmijPuC/cEH\n         i6wS6fdGvLu+vIORnsc3Oo00KRFtebPYqWhIMVQtKFChY8FSbPbF8GZ38rJMnjoQLuRU\n         mqSg==",
        "X-Gm-Message-State": "AOJu0YyHoByFFg3oyuIfqUcfGKgFgvrVjMXy9ovltnVIAaFWl2iz6T8/\n\tzaiqibVZ8ujyCALyPVvghtWYIKavTMONOKiW+k++lCBd1BO2ZocSOVtJPv3rnFoO9f5lweE6v6Y\n\toVJnwlzTvi9iFJaHOY0hlysGr5oLq6Gl3QNUBADd0pXBpEs2295zyBzvZjVfJ05o=",
        "X-Gm-Gg": "AeBDiestThl4hOso8alRt72vQjGbk5R5+VPIpd81INrMH98CxKR44Bhs7XpcJMB8wnk\n\tWJRXw0/thF0psEQtKhZfj/SSXB63DeHEGAAaVTgBFclYd51c6WQAm7f9Zly/FFZCxyIGY4NqzNp\n\tguD394hkto7Xbt4FeXZ6jnKPsJ1cp2VdmnwaV8jr/Vlk8ImnAzS0fx8lsOiJfeqpTugbmT5Bjam\n\tcg3d7vF+CE6aPEoFyflPlsLN6Q75L5yjr9fI2Foq4NtPi3tb4/laK7NiirnnwsJIapYaaoVV9j1\n\tAGWFGhzr0sXOwj9toMAwo+XANu3NZ/ixFAEva+fKYwJNSaM6Blvyu09WLjwq/IdEDCg69SjORn7\n\t4byWWOIhDPRtdgQDmSnqpEt16bar4ZnXnk23zHmK2pI+9VNrzV7O2uMLo",
        "X-Received": [
            "by 2002:a17:903:1b2e:b0:2b2:4a9a:b149 with SMTP id\n d9443c01a7336-2b28164b6a8mr163831705ad.9.1775567001073;\n        Tue, 07 Apr 2026 06:03:21 -0700 (PDT)",
            "by 2002:a17:903:1b2e:b0:2b2:4a9a:b149 with SMTP id\n d9443c01a7336-2b28164b6a8mr163830075ad.9.1775566999609;\n        Tue, 07 Apr 2026 06:03:19 -0700 (PDT)"
        ],
        "From": "Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>",
        "Subject": "[PATCH v4 0/5] PCI: qcom: Add D3cold support",
        "Date": "Tue, 07 Apr 2026 18:33:07 +0530",
        "Message-Id": "<20260407-d3cold-v4-0-bb171f75b465@oss.qualcomm.com>",
        "Precedence": "bulk",
        "X-Mailing-List": "linux-pci@vger.kernel.org",
        "List-Id": "<linux-pci.vger.kernel.org>",
        "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>",
        "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>",
        "MIME-Version": "1.0",
        "Content-Type": "text/plain; charset=\"utf-8\"",
        "Content-Transfer-Encoding": "8bit",
        "X-B4-Tracking": "v=1; b=H4sIAIsA1WkC/3XM3w6CIBiH4VtxHIeDD1ToqPtoHci/ZFMpKVdz3\n nvolp7UCduPfc87oWgHbyM6ZhMa7OijD30a/JAh3dT91WJv0kZAoKAAEhumQ2uwclJKoLIkSqF\n 0fBus8681dL6k3fj4CMN77Y50+V0SJaEgvomRYoKNEY45oq0Afgox5vdn3erQdXl60FIaYddAq\n 01D0kIqBiBKTjj7o9muGaWbZklzIwqjKw2lLH7oeZ4/GYnYOx8BAAA=",
        "X-Change-ID": "20251229-d3cold-bf99921960bb",
        "To": "Jingoo Han <jingoohan1@gmail.com>,\n Manivannan Sadhasivam <mani@kernel.org>,\n Lorenzo Pieralisi <lpieralisi@kernel.org>, =?utf-8?q?Krzysztof_Wilczy=C5=84?=\n\t=?utf-8?q?ski?= <kwilczynski@kernel.org>, Rob Herring <robh@kernel.org>,\n Bjorn Helgaas <bhelgaas@google.com>, Will Deacon <will@kernel.org>",
        "Cc": "linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org,\n        linux-arm-msm@vger.kernel.org, linux-arm-kernel@lists.infradead.org,\n        jonathanh@nvidia.com, bjorn.andersson@oss.qualcomm.com,\n        Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>",
        "X-Mailer": "b4 0.14.2",
        "X-Developer-Signature": "v=1; a=ed25519-sha256; t=1775566994; l=4316;\n i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id;\n bh=bbZHPBwF0Y3DBIKbxtiScwcSKdeSgmMbid936OxbnBU=;\n b=qB71aTfgISqqMCT6mCJwX0p5orSaap73x00G+PAaNBw94RsyjSLRYSvbPHid5mkc7BTNk2a1a\n GsosDzP4BIOArgbVzPjURXPk3AYKV286hmCaS8667ujUbbc2zZlgn5c",
        "X-Developer-Key": "i=krishna.chundru@oss.qualcomm.com; a=ed25519;\n pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg=",
        "X-Proofpoint-GUID": "tNVzSgRT-25_M5oUgmPbDUOWhmq3b8jo",
        "X-Proofpoint-ORIG-GUID": "tNVzSgRT-25_M5oUgmPbDUOWhmq3b8jo",
        "X-Authority-Analysis": "v=2.4 cv=c9abhx9l c=1 sm=1 tr=0 ts=69d5009a cx=c_pps\n a=IZJwPbhc+fLeJZngyXXI0A==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17\n a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22\n a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=Z0v7mYVB04eUNMBhXUoA:9 a=3ZKOabzyN94A:10\n a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22",
        "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDA3MDEyMSBTYWx0ZWRfX7SGZ+vm1usCb\n bD5dGaTOCT7s9dr1o4UvHNCC8TUD1IipRE7FjjcdL+syYjXLp1wCJL2mmohpUTDWJeeUTLNkyoc\n svckqnAUVxWnrdMYo6rXtAVtcrb3d7af8h1a76BkjrE3dibXvqdovLzWsO/XQE/4mhHavnzf5cn\n Bdf0B4GKV3fqPBGk+pBjuBnrd2SHRjMSYoIW/eFeyikbxVcQjDS8pC4Qq2zS3XyIPjURPN7xfcn\n ybJ9NDua1f1zaY8bElTcnpU8Ium0ahSMYlRRlClLgKUcVb/Oj8OLmHJH52vE0BpaEyp5wQQM4aB\n kAAUbgr6N1lEJjs0xl+CZTBI7T+WaxJWnsQn5LMHYE9fONb9DcxODuizi8Q1yH5nvGnfpylFbJd\n PSTZRS9QB19skvVwO9ecx81wR+Yk38M/t5PyNR/ea1N1rSqq/7vAIjIAohTtVSi8QF/AocJKVUY\n BidTij9nbQoxVWRXzPA==",
        "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-07_02,2026-04-07_02,2025-10-01_01",
        "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n impostorscore=0 clxscore=1015 adultscore=0 suspectscore=0 priorityscore=1501\n bulkscore=0 spamscore=0 phishscore=0 malwarescore=0 lowpriorityscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604070121"
    },
    "content": "This series adds support for putting Qualcomm PCIe host bridges into D3cold\nwhen downstream conditions allow it, and introduces a small common helper\nto determine D3cold eligibility based on endpoint state.\n\nOn Qualcomm platforms, PCIe host controllers are currently kept powered\neven when there are no active endpoints (i.e. all endpoints are already in\nPCI_D3hot). This prevents the SoC from entering deeper low‑power states\nsuch as CXPC.\n\nWhile PCIe D3cold support exists in the PCI core, host controller drivers\nlack a common mechanism to determine whether it is safe to power off the\nhost bridge without breaking active devices or wakeup functionality.\nAs a result, controllers either avoid entering D3cold or depend on rough,\ndriver‑specific workarounds.\n\nThis series addresses that gap.\n\n1. Introduces pci_host_common_can_enter_d3cold(), a helper that determines\n   whether a host bridge may enter D3cold based on downstream PCIe endpoint\n   state. The helper permits D3cold only when all *active* endpoints are\n   already in PCI_D3hot, and any wakeup‑enabled endpoint supports PME\n   from D3cold.\n\n2. Updates the Designware PCIe host driver to use this helper in the\n   suspend_noirq() path, replacing the existing heuristic that blocked\n   D3cold whenever L1 ASPM was enabled.\n\n3. Enables D3cold support for Qualcomm PCIe controllers by wiring them into\n   the DesignWare common suspend/resume flow and explicitly powering down\n   controller resources when all endpoints are in D3hot.\n\nThe immediate outcome of this series is that Qualcomm PCIe host bridges can\nenter D3cold when all endpoints are in D3hot.\n\nThis is a necessary but not sufficient step toward unblocking CXPC. With\nthis series applied, CXPC can be achieved on systems with no attached NVMe\ndevices. Support for NVMe‑attached systems requires additional changes\nin NVMe driver, which are being worked on separately.\n\nTested on:\n  - Qualcomm Lemans EVK, Monaco & sc7280 platforms.\n\nValidation steps:\n  - Boot without NVMe attach:\n      * PCIe host enters D3cold during suspend\n      * SoC is able to reach CXPC provided other drivers also remove\n\ttheir votes as part of suspend.\n\nSigned-off-by: Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>\n---\nChanges in v4:\n- Added new argument to the API to know if there is any device with\n  wakeup enabled and pme can be generated in D3cold. we need this info\n  to decide to turn off power to device or not.\n- Couple of nits in commit text (Mani).\n- Link to v3: https://lore.kernel.org/r/20260311-d3cold-v3-0-4d85dc7c2695@oss.qualcomm.com\n\nChanges in v3:\n- Changed the function name from pci_host_common_can_enter_d3cold() to\n  pci_host_common_d3cold_possible() (Mani).\n- Couple of nits for commit text, newlines etc(Mani).\n- Removed -ETIMEDOUT check and added -ENODEV & -EIO(Mani).\n- Link to v2: https://lore.kernel.org/r/20260217-d3cold-v2-0-89b322864043@oss.qualcomm.com\n\nChanges in v2:\n- Updated the cover letter (Bjorn Andersson)\n- Add get_ltssm helper function to read LTSSM state from parf.\n- Allow D3cold if there is no driver enabled for a endpoint.\n- Added a seperate patch to make phy down in deinit part to avoid power\n  leakage.\n- Revert icc bw voting if resume fails(Bjorn Andersson).\n- Link to v1: https://lore.kernel.org/r/20260128-d3cold-v1-0-dd8f3f0ce824@oss.qualcomm.com\n\n---\nKrishna Chaitanya Chundru (5):\n      PCI: host-common: Add helper to determine host bridge D3cold eligibility\n      PCI: qcom: Add .get_ltssm() helper\n      PCI: qcom: Power down PHY via PARF_PHY_CTRL before disabling rails/clocks\n      PCI: dwc: Use common D3cold eligibility helper in suspend path\n      PCI: qcom: Add D3cold support\n\n drivers/pci/controller/dwc/pcie-designware-host.c |  11 +-\n drivers/pci/controller/dwc/pcie-designware.h      |   1 +\n drivers/pci/controller/dwc/pcie-qcom.c            | 194 +++++++++++++++-------\n drivers/pci/controller/pci-host-common.c          |  63 +++++++\n drivers/pci/controller/pci-host-common.h          |   2 +\n 5 files changed, 204 insertions(+), 67 deletions(-)\n---\nbase-commit: 3aae9383f42f687221c011d7ee87529398e826b3\nchange-id: 20251229-d3cold-bf99921960bb\n\nBest regards,"
}