Cover Letter Detail
Show a cover letter.
GET /api/1.1/covers/2220368/?format=api
{ "id": 2220368, "url": "http://patchwork.ozlabs.org/api/1.1/covers/2220368/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/cover/20260407-ultrarisc-pcie-v2-0-2aa2a19a7fb3@ultrarisc.com/", "project": { "id": 28, "url": "http://patchwork.ozlabs.org/api/1.1/projects/28/?format=api", "name": "Linux PCI development", "link_name": "linux-pci", "list_id": "linux-pci.vger.kernel.org", "list_email": "linux-pci@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null }, "msgid": "<20260407-ultrarisc-pcie-v2-0-2aa2a19a7fb3@ultrarisc.com>", "date": "2026-04-07T02:40:51", "name": "[v2,0/4] riscv: Add PCIe support for UltraRISC DP1000 SoC", "submitter": { "id": 92886, "url": "http://patchwork.ozlabs.org/api/1.1/people/92886/?format=api", "name": "Jia Wang", "email": "wangjia@ultrarisc.com" }, "mbox": "http://patchwork.ozlabs.org/project/linux-pci/cover/20260407-ultrarisc-pcie-v2-0-2aa2a19a7fb3@ultrarisc.com/mbox/", "series": [ { "id": 498910, "url": "http://patchwork.ozlabs.org/api/1.1/series/498910/?format=api", "web_url": "http://patchwork.ozlabs.org/project/linux-pci/list/?series=498910", "date": "2026-04-07T02:40:55", "name": "riscv: Add PCIe support for UltraRISC DP1000 SoC", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/498910/mbox/" } ], "comments": "http://patchwork.ozlabs.org/api/covers/2220368/comments/", "headers": { "Return-Path": "\n <linux-pci+bounces-51987-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-pci@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=ultrarisc.com header.i=@ultrarisc.com\n header.a=rsa-sha256 header.s=dkim header.b=jJZY4Y0H;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-51987-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (1024-bit key) header.d=ultrarisc.com header.i=@ultrarisc.com\n header.b=\"jJZY4Y0H\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=218.76.62.146", "smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=ultrarisc.com", "smtp.subspace.kernel.org;\n spf=none smtp.mailfrom=ultrarisc.com" ], "Received": [ "from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fqVqq1yszz1yD3\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 07 Apr 2026 12:43:19 +1000 (AEST)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id D2360304607B\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 7 Apr 2026 02:42:47 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id C514A372EED;\n\tTue, 7 Apr 2026 02:42:45 +0000 (UTC)", "from ultrarisc.com (unknown [218.76.62.146])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 96B25270540;\n\tTue, 7 Apr 2026 02:42:43 +0000 (UTC)", "from [127.0.0.1] (unknown [192.168.100.1])\n\tby localhost.localdomain (Coremail) with SMTP id\n AQAAfwDXEELwbtRpBZsBAA--.862S2;\n\tTue, 07 Apr 2026 10:41:52 +0800 (CST)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1775529765; cv=none;\n b=T7lsjFfZM4Ou3Osafpo1reRbgQmdlMxo2pdyXiQ6NMaHX3QeY0MikGy7Vj6ikmMwza0nBE4VpRwLC+pwvxe3C1LrGMNJFCpSCqeqJwkqmxteA8zpnLYRczzxV5O8f0ku2e8MAERLoqZR/rfguglE+7JXXsOSeuSRX+NZ3ISUusw=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1775529765; c=relaxed/simple;\n\tbh=jgmH9MAIlGW+9LY5/UyxKfDb5yg/DiWH0mwXq8sOR7k=;\n\th=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc;\n b=if4czE9TUHMh6wJdM3g5kWJDhdjF/2afE/8qHtR/3Bc7129Mnatu1/BuiNdGwZI+DJMw04IomcAeKegMuux4h3YfI58mNI0WcbAK+TP6u/5umoMG/CeXaANPfUeZoXyH4mqPW2Ex6Lt3ceZtVxE/8Nkwo4idQadOH0rfy9Ouimc=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=ultrarisc.com;\n spf=none smtp.mailfrom=ultrarisc.com;\n dkim=pass (1024-bit key) header.d=ultrarisc.com header.i=@ultrarisc.com\n header.b=jJZY4Y0H; arc=none smtp.client-ip=218.76.62.146", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=ultrarisc.com; s=dkim; h=Received:From:Subject:Date:Message-Id:\n\tMIME-Version:Content-Type:Content-Transfer-Encoding:To:Cc; bh=Pi\n\tOD5if298dAjR7lffL2+OuB1JlVL5oKWZXOfPZmCgc=; b=jJZY4Y0HDm0rC+3bVZ\n\t2wRrYDL5B7lIJTj8yNQjqUGzGNF064A4QCee52nomh2CTSchlpNfO6wqKnOc40dG\n\tgxkdCcXiSChW1bO9jXSkV/99X6zfL3JiY1o8TzBtksZ0ciRbj5FPMcrzRdBuHh8l\n\t/vJRoyRKMohLENNu2LuhGtBa0=", "From": "Jia Wang <wangjia@ultrarisc.com>", "Subject": "[PATCH v2 0/4] riscv: Add PCIe support for UltraRISC DP1000 SoC", "Date": "Tue, 07 Apr 2026 10:40:51 +0800", "Message-Id": "<20260407-ultrarisc-pcie-v2-0-2aa2a19a7fb3@ultrarisc.com>", "Precedence": "bulk", "X-Mailing-List": "linux-pci@vger.kernel.org", "List-Id": "<linux-pci.vger.kernel.org>", "List-Subscribe": "<mailto:linux-pci+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-pci+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "X-B4-Tracking": "v=1; b=H4sIALNu1GkC/12NQQ6CMBBFr0JmbU1pm8q48h6GBZZBxiiQFoiG9\n O4WjC5cvuT99xcI5JkCHLMFPM0cuO8SqF0Grq26KwmuE4OSykqdSzHdR195Dk4MjkkYNIjFwWq\n NCGk0eGr4uQXP5YfDdLmRG9fKarQcxt6/tsc5X71v3P7H51xIQY1CY6kmi8XpJ+xd/4AyxvgGw\n AGN58IAAAA=", "X-Change-ID": "20260310-ultrarisc-pcie-494998763399", "To": "Paul Walmsley <pjw@kernel.org>, Palmer Dabbelt <palmer@dabbelt.com>,\n Albert Ou <aou@eecs.berkeley.edu>, Alexandre Ghiti <alex@ghiti.fr>,\n Lorenzo Pieralisi <lpieralisi@kernel.org>, =?utf-8?q?Krzysztof_Wilczy?=\n\t=?utf-8?q?=C5=84ski?= <kwilczynski@kernel.org>,\n Manivannan Sadhasivam <mani@kernel.org>, Rob Herring <robh@kernel.org>,\n Bjorn Helgaas <bhelgaas@google.com>, Jingoo Han <jingoohan1@gmail.com>,\n Xincheng Zhang <zhangxincheng@ultrarisc.com>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>", "Cc": "linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,\n linux-pci@vger.kernel.org, devicetree@vger.kernel.org,\n Jia Wang <wangjia@ultrarisc.com>", "X-Mailer": "b4 0.15-dev", "X-Developer-Signature": "v=1; a=ed25519-sha256; t=1775529665; l=2940;\n i=wangjia@ultrarisc.com; s=20260309; h=from:subject:message-id;\n bh=jgmH9MAIlGW+9LY5/UyxKfDb5yg/DiWH0mwXq8sOR7k=;\n b=c7R4gnETYMwOBI4tuFurKaz9H7e06t5LrCuuF5MBE7fCvOL9rBMtI3BTrLVrSrxhHzg4r3FNL\n iGRuZtRu2eGD9M8n85HDsm9ez2zPX+4eUWEW/rkUtwYwpqy25Z062P8", "X-Developer-Key": "i=wangjia@ultrarisc.com; a=ed25519;\n pk=XvYkrelqJIIzobY7j+nIg8rsfv5kzaOzuc1UPhd087U=", "X-CM-TRANSID": "AQAAfwDXEELwbtRpBZsBAA--.862S2", "X-Coremail-Antispam": "1UD129KBjvJXoWxWw1ftr1rur47tr43JF1rCrg_yoW5Xw4Dpa\n\t98WF4fAF97Kr43GF4ft3WxuFySqF4kArW2gFsFgw17tF9xuryUX3sFga1avasrArn5Xw12\n\tkFWY9w1rGw47Za7anT9S1TB71UUUUU7qnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU5nxnvy2\n\t9KBjDU0xBIdaVrnRJUUU9l14x267AKxVW5JVWrJwAFc2x0x2IEx4CE42xK8VAvwI8IcIk0\n\trVWrJVCq3wAFIxvE14AKwVWUJVWUGwA2ocxC64kIII0Yj41l84x0c7CEw4AK67xGY2AK02\n\t1l84ACjcxK6xIIjxv20xvE14v26r1j6r1xM28EF7xvwVC0I7IYx2IY6xkF7I0E14v26r4j\n\t6F4UM28EF7xvwVC2z280aVAFwI0_Jr0_Gr1l84ACjcxK6I8E87Iv6xkF7I0E14v26r4j6r\n\t4UJwAS0I0E0xvYzxvE52x082IY62kv0487Mc02F40EFcxC0VAKzVAqx4xG6I80ewAv7VC0\n\tI7IYx2IY67AKxVWUGVWUXwAv7VC2z280aVAFwI0_Jr0_Gr1lOx8S6xCaFVCjc4AY6r1j6r\n\t4UM4x0Y48IcxkI7VAKI48JM4x0x7Aq67IIx4CEVc8vx2IErcIFxwACI402YVCY1x02628v\n\tn2kIc2xKxwCY1x0262kKe7AKxVW8ZVWrXwCY02Avz4vE-syl42xK82IYc2Ij64vIr41l4I\n\t8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWUJVWUGwC20s026x8GjcxK67AK\n\txVWUGVWUWwC2zVAF1VAY17CE14v26r4a6rW5MIIYrxkI7VAKI48JMIIF0xvE2Ix0cI8IcV\n\tAFwI0_Jr0_JF4lIxAIcVC0I7IYx2IY6xkF7I0E14v26r4j6F4UMIIF0xvE42xK8VAvwI8I\n\tcIk0rVWUJVWUCwCI42IY6I8E87Iv67AKxVWUJVW8JwCI42IY6I8E87Iv6xkF7I0E14v26r\n\t4j6r4UJbIYCTnIWIevJa73UjIFyTuYvjTRRBT5DUUUU", "X-CM-SenderInfo": "pzdqwylld63zxwud2x1vfou0bp/1tbiAQADEWnJ8zoANQAQsf" }, "content": "This patch series adds PCIe controller support for the UltraRISC DP1000 SoC.\nThe DP1000 is an 8-core 64-bit RISC-V SoC based on UltraRISC CP100 cores,\nsupporting RV64GCBHX ISA with Hardware Virtualization and RISC-V H(v1.0)\nExtension.\n\nThe PCIe controller is based on Synopsys DesignWare PCIe IP.\nThis series adds:\n- Patch 1 adds the basic SoC family Kconfig support for UltraRISC platforms.\n- Patch 2 adds the MAINTAINERS entry for the new driver.\n- Patch 3 adds the device tree bindings documentation for the PCIe controller.\n- Patch 4 introduces the PCIe host controller driver.\n\nThe patches have been tested on UltraRISC DP1000 development board with\nvarious PCIe devices including NVMe SSDs and network cards, verifying\nlink establishment, enumeration, and basic data transfer.\n\nSigned-off-by: Jia Wang <wangjia@ultrarisc.com>\n---\nChanges in v2:\n- Rebased onto v7.0-rc7.\n- Patch 1:\n * Removed unnecessary 'depends' line.\n * Fixed help text indentation.\n- Patch 2:\n * No changes.\n- Patch 3:\n * Updated $ref to use 'snps,dw-pcie.yaml' as the base schema.\n * Add interrupts/interrupt-names (MSI + INTx).\n * Drop properties covered by generic DWC/PCI host bindings;\n update example accordingly.\n * Verified the schema passes 'make dt_binding_check' and 'yamllint'.\n- Patch 4:\n * Update commit message.\n * Kconfig: switch PCIE_ULTRARISC to tristate; simplify help text.\n * Convert suspend/resume to dev_pm_ops and called\n `dw_pcie_suspend_noirq()` / `dw_pcie_resume_noirq()`.\n * Use FIELD_MODIFY(); adjust DWC header macros/comments.\n * Added empty `.pme_turn_off()` callback for DP1000 limitation.\n * Renamed link callback to `start_link`.\n * Switched to `module_platform_driver()`.\n * Formatting cleanups (headers order, spacing, variable naming,\n function names)\n- Link to v1: https://patch.msgid.link/20260316-ultrarisc-pcie-v1-0-ef2946ede698@ultrarisc.com\n\n---\nJia Wang (3):\n riscv: add UltraRISC SoC family Kconfig support\n MAINTAINERS: Add entry for the UltraRISC DP1000 PCIe controller driver and its DT binding\n dt-bindings: PCI: Add UltraRISC DP1000 PCIe controller\n\nXincheng Zhang (1):\n PCI: ultrarisc: Add UltraRISC DP1000 PCIe Root Complex driver\n\n .../bindings/pci/ultrarisc,dp1000-pcie.yaml | 103 +++++++++++\n MAINTAINERS | 8 +\n arch/riscv/Kconfig.socs | 9 +\n drivers/pci/controller/dwc/Kconfig | 12 ++\n drivers/pci/controller/dwc/Makefile | 1 +\n drivers/pci/controller/dwc/pcie-designware.h | 22 +++\n drivers/pci/controller/dwc/pcie-ultrarisc.c | 188 +++++++++++++++++++++\n 7 files changed, 343 insertions(+)\n---\nbase-commit: bfe62a454542cfad3379f6ef5680b125f41e20f4\nchange-id: 20260310-ultrarisc-pcie-494998763399\n\nBest regards,\n-- \nJia Wang <wangjia@ultrarisc.com>" }