Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.0/patches/2221125/?format=api
{ "id": 2221125, "url": "http://patchwork.ozlabs.org/api/1.0/patches/2221125/?format=api", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.0/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<f46538124c66fdd7401438f88f9ba1a3e3a2baf5.1775665981.git.matheus.bernardino@oss.qualcomm.com>", "date": "2026-04-08T16:37:06", "name": "[v3,15/16] tests/hexagon: add tests for v68 HVX IEEE float comparisons", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "7aaa58531c9fd40a807bf9be626e8f2dcd9c4d39", "submitter": { "id": 90606, "url": "http://patchwork.ozlabs.org/api/1.0/people/90606/?format=api", "name": "Matheus Tavares Bernardino", "email": "matheus.bernardino@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/f46538124c66fdd7401438f88f9ba1a3e3a2baf5.1775665981.git.matheus.bernardino@oss.qualcomm.com/mbox/", "series": [ { "id": 499185, "url": "http://patchwork.ozlabs.org/api/1.0/series/499185/?format=api", "date": "2026-04-08T16:36:53", "name": "hexagon: add missing HVX float instructions", "version": 3, "mbox": "http://patchwork.ozlabs.org/series/499185/mbox/" } ], "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2221125/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=CbqQrBuY;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=MK1Ns8J5;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4frXwJ0VGDz1xv0\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 09 Apr 2026 05:20:48 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wAYQo-0006GV-QX; Wed, 08 Apr 2026 15:19:19 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <matheus.bernardino@oss.qualcomm.com>)\n id 1wAY0E-0005Ed-QM\n for qemu-devel@nongnu.org; Wed, 08 Apr 2026 14:51:50 -0400", "from mx0b-0031df01.pphosted.com ([205.220.180.131])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <matheus.bernardino@oss.qualcomm.com>)\n id 1wAVuC-0006qt-4N\n for qemu-devel@nongnu.org; Wed, 08 Apr 2026 12:37:30 -0400", "from pps.filterd (m0279872.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 638GGZ884047338\n for <qemu-devel@nongnu.org>; Wed, 8 Apr 2026 16:37:27 GMT", "from mail-pg1-f199.google.com (mail-pg1-f199.google.com\n [209.85.215.199])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ddtd7021a-1\n (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n for <qemu-devel@nongnu.org>; Wed, 08 Apr 2026 16:37:26 +0000 (GMT)", "by mail-pg1-f199.google.com with SMTP id\n 41be03b00d2f7-c76b69fb9d6so763223a12.1\n for <qemu-devel@nongnu.org>; Wed, 08 Apr 2026 09:37:26 -0700 (PDT)", "from hu-mathbern-lv.qualcomm.com (Global_NAT1.qualcomm.com.\n [129.46.96.20]) by smtp.gmail.com with ESMTPSA id\n a92af1059eb24-12c1ff43d04sm4082006c88.4.2026.04.08.09.37.23\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 08 Apr 2026 09:37:24 -0700 (PDT)" ], "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n cc:content-transfer-encoding:date:from:in-reply-to:message-id\n :mime-version:references:subject:to; s=qcppdkim1; bh=RfmOA1oJRbM\n 59T5jNLihWyqgY4oN9Qis1RTJ8xh8eSY=; b=CbqQrBuYRjrg1HrSSsYiWvvgHHY\n z69BU+w4pDwX00kM0YWs2ZFNFmrDbDqiLU3BR56cdFpH2zKKk9IltW3+/sQVLqcf\n gVpPHqvBl7USWrR+cbzmTQfhYcnmZqFUWlbJnvUSF2gvC1cCWjQxDMkLONb4CelH\n OwyIIIR+gmfxtbKzcIy2feYHH1NHMunCDzClrgY9LQmeS6itJig3HZ4/6N07VWch\n xPlxurtQNGPY7rUaQK6iXJeIjahGjCbcw3efFKLXAJkMbBUBAO7XJAb37/ZR65dZ\n +neq78QwYF7fNxLnGFZtFfMVKB/xoX6co77SGcN26CzCp2uXAuzFfwJKO0A==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775666246; x=1776271046; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=RfmOA1oJRbM59T5jNLihWyqgY4oN9Qis1RTJ8xh8eSY=;\n b=MK1Ns8J5rw9s6ByUsmfBiWCVuQzFtwrYOF8u12DBQRCQBnV/z1KIOgBpIBXNRZ5tD6\n 8S3QJnGB4JeYgIMpyU6cflz6ZuMieBQJSh/0TTD3ouAv9Iu/XWNNxlnKe3z1IQzErDbt\n QC+ydcNPl/faerNVIU+AO637KnktmeVaHjeq8nNU7hJEfN1gauHMLEI7mf6CvJrfXka6\n ri25BKyjqh2OMRxUT7Pl1ORv1IaIlJ3+gFrGAM4RWAs6WxpJJbwSZCqEuVqYJaMsG7yd\n c5LmpPhcQS3+FitXX9A/6K8GUQ9IYTKiBoA5inAmZ9HadMga9TWlrN0VnyJ2hYB4TqwB\n yckQ==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775666246; x=1776271046;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=RfmOA1oJRbM59T5jNLihWyqgY4oN9Qis1RTJ8xh8eSY=;\n b=SI/O5UsdzobnXsEMahr0hmxrH6EbETIcGZ6aHSIUFlNOoMJrZwOomEbXrnKmhnJuNg\n 8HVJwxxNtWz2jRlQ5PUfvJljsiULrjTLZAlxshDcNyupFbaHxw4UWEn42sVFEpJljjRC\n z1WQLzKeRyN3J6ikIlrUf3ErYCuaBvGFlFs1IIUxQcxgTe0pIjl7XK14kbRfioLZKqBO\n GMZNbWUIgdbzG4G3EhRYMLFOHxMBhSBOClkVj94ZoCe52VAhAcfNP84dVMoQv4A5UIXt\n ZoudkMIYWWKN7cW6g2eV6SRlIObHOLNuFbsEsaQsJeBETqo8WkwsjBfFF6tYzURxpb/F\n ztJA==", "X-Gm-Message-State": "AOJu0YypoXR/mGbD5rFtQG2qGfgMPevoNa25tKV/ofZSUWZOH0mfvOMF\n Pb5aAft2Yh1UPbNaxv15lBJSm0ImxhXX3nLFGWTPa6rsW6xgWz3UMrSWC5tqzK5sgpv1XyPs4Mx\n eKQV8grajv7VYiLCz8MZYVdciPmRmRIViS6Z32pGDBpTpDJ1ZmdYwLLwUbbFJoOr5Jkl6", "X-Gm-Gg": "AeBDieuOJ6TH6Jsj0k2VohxPyGdrG5Bz/fcJ4GGPR4wwoGTUMDqMV/nwVP/FoiFpT70\n vHYZg6KqdbSJtGKMnn+93Bb7+IfEtX1zVYDCZIg9AX/Jn4Fih+Ak1ui4iN1HqEFaA8feaX0P/44\n Fp2EatKuwRb+32nmQHTPa/PFfx5lsBmwJ/WO4MRKx47fPiru4i5e2TzCyalBEWbu0jGJCpHY2W7\n UARxfZQEhm5cyJ65AhrFke3gmBbJrhcohVOg0VAwVDSqvJt4ETNYWLremltKGkxGvEmDlQgdw8l\n Cjrh0lsuz8tjjhKf0ckDqUwTORzLCzeO5cTmL+wOlIcpvqMHVghdJGima8pcJVZDGwTCjw085+W\n WzLF6C9MH76nAobFwfZ3SqYIJkQt2DoXKC3Hj73f351GDCOS5S5axStFE3AZw6F+hxHQTK8apWM\n uL7/di66Hv", "X-Received": [ "by 2002:a05:7022:4381:b0:12c:8eb:80b9 with SMTP id\n a92af1059eb24-12c28bfed17mr72315c88.6.1775666245423;\n Wed, 08 Apr 2026 09:37:25 -0700 (PDT)", "by 2002:a05:7022:4381:b0:12c:8eb:80b9 with SMTP id\n a92af1059eb24-12c28bfed17mr72293c88.6.1775666244538;\n Wed, 08 Apr 2026 09:37:24 -0700 (PDT)" ], "From": "Matheus Tavares Bernardino <matheus.bernardino@oss.qualcomm.com>", "To": "qemu-devel@nongnu.org", "Cc": "richard.henderson@linaro.org, ale@rev.ng, anjo@rev.ng,\n brian.cain@oss.qualcomm.com, ltaylorsimpson@gmail.com,\n marco.liebel@oss.qualcomm.com, philmd@linaro.org,\n quic_mburton@quicinc.com, sid.manning@oss.qualcomm.com", "Subject": "[PATCH v3 15/16] tests/hexagon: add tests for v68 HVX IEEE float\n comparisons", "Date": "Wed, 8 Apr 2026 09:37:06 -0700", "Message-Id": "\n <f46538124c66fdd7401438f88f9ba1a3e3a2baf5.1775665981.git.matheus.bernardino@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.37.2", "In-Reply-To": "<cover.1775665981.git.matheus.bernardino@oss.qualcomm.com>", "References": "<cover.1775665981.git.matheus.bernardino@oss.qualcomm.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-Authority-Analysis": "v=2.4 cv=QoRuG1yd c=1 sm=1 tr=0 ts=69d68446 cx=c_pps\n a=Oh5Dbbf/trHjhBongsHeRQ==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=EUspDBNiAAAA:8\n a=g6BQdadCeQXt8ut-Y_AA:9 a=_Vgx9l1VpLgwpw_dHYaR:22", "X-Proofpoint-ORIG-GUID": "HCotoW17JhMe3q4YzU6BX9Utn6F7edHn", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDA4MDE1NCBTYWx0ZWRfXwwiaAuk+trfL\n EbrGlf9ipqN3pG8thUKgFlYoNfYCvXSl8z9eTIltwcXTM/FNL9e3mYR6j2fiompuQE0KMypfRar\n 3frTdyx9AYLdgUqZ/WGJ4dSVN+377qsuJeGxGU4XKg7Ynso1WPcUc2NZjQG2O7WoqiEaQruhutw\n scNZcp0OMBmCe4GWVd1ivKSjdaSwK/bXtk3Rcmd3o9fYBfemwABtZEmUELESBZ76iRJrI7LXxHz\n khWGYVGklH1RL66lzTBiUuJgzst+5+hsv36kIgCyUqJpHyfMaEqhc5BQeXdYawBy0dNiyMDYCbd\n OqWSZ/4c2etVD8KZlJnzqiYS72C+83VmNL21iPKMDzPj4jmNEjc+uNrb4cGw97Elm+kMI2B3aBr\n +vHfqs+nd+5f3/jg8eKOOoMm4PJCmc/U5gG+0L4x7bqfep3iwpXxSbMCGvPTs/znUDIKiiStnb4\n yNzEMq0H8+m47/MvIAA==", "X-Proofpoint-GUID": "HCotoW17JhMe3q4YzU6BX9Utn6F7edHn", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-08_05,2026-04-08_01,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n spamscore=0 bulkscore=0 impostorscore=0 lowpriorityscore=0 suspectscore=0\n priorityscore=1501 adultscore=0 malwarescore=0 phishscore=0 clxscore=1015\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604080154", "Received-SPF": "pass client-ip=205.220.180.131;\n envelope-from=matheus.bernardino@oss.qualcomm.com;\n helo=mx0b-0031df01.pphosted.com", "X-Spam_score_int": "-27", "X-Spam_score": "-2.8", "X-Spam_bar": "--", "X-Spam_report": "(-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,\n RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Signed-off-by: Matheus Tavares Bernardino <matheus.bernardino@oss.qualcomm.com>\n---\n tests/tcg/hexagon/hex_test.h | 1 +\n tests/tcg/hexagon/fp_hvx_cmp.c | 227 ++++++++++++++++++++++++++++++\n tests/tcg/hexagon/Makefile.target | 3 +\n 3 files changed, 231 insertions(+)\n create mode 100644 tests/tcg/hexagon/fp_hvx_cmp.c", "diff": "diff --git a/tests/tcg/hexagon/hex_test.h b/tests/tcg/hexagon/hex_test.h\nindex d5da8ad240..79d30ec61c 100644\n--- a/tests/tcg/hexagon/hex_test.h\n+++ b/tests/tcg/hexagon/hex_test.h\n@@ -115,6 +115,7 @@ const uint16_t HF_INF = 0x7c00;\n const uint16_t HF_INF_neg = 0xfc00;\n const uint16_t HF_QNaN = 0x7e00;\n const uint16_t HF_SNaN = 0x7d00;\n+const uint16_t HF_SNaN_neg = 0xfd00;\n const uint16_t HF_QNaN_neg = 0xfe00;\n const uint16_t HF_zero = 0x0000;\n const uint16_t HF_zero_neg = 0x8000;\ndiff --git a/tests/tcg/hexagon/fp_hvx_cmp.c b/tests/tcg/hexagon/fp_hvx_cmp.c\nnew file mode 100644\nindex 0000000000..c4e1c81ce5\n--- /dev/null\n+++ b/tests/tcg/hexagon/fp_hvx_cmp.c\n@@ -0,0 +1,227 @@\n+/*\n+ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.\n+ *\n+ * SPDX-License-Identifier: GPL-2.0-or-later\n+ */\n+\n+#include <stdio.h>\n+#include <stdint.h>\n+#include <stdbool.h>\n+#include <string.h>\n+#include <assert.h>\n+#include <hexagon_types.h>\n+#include <hvx_hexagon_protos.h>\n+\n+#if __HEXAGON_ARCH__ > 75\n+#error \"After v75, compiler will replace some FP HVX instructions.\"\n+#endif\n+\n+int err;\n+#include \"hvx_misc.h\"\n+#include \"hex_test.h\"\n+\n+#define MAX_TESTS_hf (MAX_VEC_SIZE_BYTES / 2)\n+#define MAX_TESTS_sf (MAX_VEC_SIZE_BYTES / 4)\n+\n+#define TRUE_MASK_sf 0xffffffff\n+#define TRUE_MASK_hf 0xffff\n+\n+static const char *comparisons[MAX_TESTS_sf][2];\n+static HVX_Vector *hvx_output = (HVX_Vector *)&output[0];\n+static HVX_Vector buffers[2], true_vec, false_vec;\n+static int exp_index;\n+\n+#define ADD_TEST_CMP(TYPE, VAL1, VAL2, EXP) do { \\\n+ ((MMVector *)&buffers[0])->TYPE[exp_index] = VAL1; \\\n+ ((MMVector *)&buffers[1])->TYPE[exp_index] = VAL2; \\\n+ expect[0].TYPE[exp_index] = EXP ? TRUE_MASK_##TYPE : 0; \\\n+ comparisons[exp_index][0] = #VAL1; \\\n+ comparisons[exp_index][1] = #VAL2; \\\n+ assert(exp_index < MAX_TESTS_##TYPE); \\\n+ exp_index++; \\\n+} while (0)\n+\n+#define TEST_CMP_GT(TYPE, VAL1, VAL2) do { \\\n+ ADD_TEST_CMP(TYPE, VAL1, VAL2, true); \\\n+ ADD_TEST_CMP(TYPE, VAL2, VAL1, false); \\\n+} while (0)\n+\n+#define PREP_TEST() do { \\\n+ memset(&buffers, 0, sizeof(buffers)); \\\n+ memset(expect, 0, sizeof(expect)); \\\n+ exp_index = 0; \\\n+} while (0)\n+\n+#define CHECK(TYPE, TYPESZ) do { \\\n+ HVX_VectorPred pred = Q6_Q_vcmp_gt_V##TYPE##V##TYPE(buffers[0], buffers[1]); \\\n+ *hvx_output = Q6_V_vmux_QVV(pred, true_vec, false_vec); \\\n+ for (int j = 0; j < MAX_VEC_SIZE_BYTES / TYPESZ; j++) { \\\n+ if (output[0].TYPE[j] != expect[0].TYPE[j]) { \\\n+ printf(\"ERROR: expected %s %s %s\\n\", comparisons[j][0], \\\n+ (expect[0].TYPE[j] != 0 ? \">\" : \"<=\"), comparisons[j][1]); \\\n+ err++; \\\n+ } \\\n+ } \\\n+} while (0)\n+\n+static void test_cmp_sf(void)\n+{\n+ /*\n+ * General ordering for sf:\n+ * QNaN > SNaN > +Inf > numbers > -Inf > SNaN_neg > QNaN_neg\n+ */\n+\n+ /* Test equality */\n+ PREP_TEST();\n+ ADD_TEST_CMP(sf, raw_sf(2.2), raw_sf(2.2), false);\n+ ADD_TEST_CMP(sf, SF_SNaN, SF_SNaN, false);\n+ CHECK(sf, 4);\n+\n+ /* Common numbers */\n+ PREP_TEST();\n+ TEST_CMP_GT(sf, raw_sf(2.2), raw_sf(2.1));\n+ TEST_CMP_GT(sf, raw_sf(0), raw_sf(-2.2));\n+ CHECK(sf, 4);\n+\n+ /* Infinity vs Infinity/NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(sf, SF_QNaN, SF_INF);\n+ TEST_CMP_GT(sf, SF_SNaN, SF_INF);\n+ TEST_CMP_GT(sf, SF_INF, SF_INF_neg);\n+ TEST_CMP_GT(sf, SF_INF, SF_SNaN_neg);\n+ TEST_CMP_GT(sf, SF_INF, SF_QNaN_neg);\n+ TEST_CMP_GT(sf, SF_INF_neg, SF_SNaN_neg);\n+ TEST_CMP_GT(sf, SF_INF_neg, SF_QNaN_neg);\n+ TEST_CMP_GT(sf, SF_SNaN, SF_INF_neg);\n+ TEST_CMP_GT(sf, SF_QNaN, SF_INF_neg);\n+ CHECK(sf, 4);\n+\n+ /* NaN vs NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(sf, SF_QNaN, SF_SNaN);\n+ TEST_CMP_GT(sf, SF_SNaN, SF_SNaN_neg);\n+ TEST_CMP_GT(sf, SF_SNaN_neg, SF_QNaN_neg);\n+ CHECK(sf, 4);\n+\n+ /* NaN vs non-NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(sf, SF_QNaN, SF_one);\n+ TEST_CMP_GT(sf, SF_SNaN, SF_one);\n+ TEST_CMP_GT(sf, SF_one, SF_QNaN_neg);\n+ TEST_CMP_GT(sf, SF_one, SF_SNaN_neg);\n+ CHECK(sf, 4);\n+}\n+\n+static void test_cmp_hf(void)\n+{\n+ /*\n+ * General ordering for hf:\n+ * QNaN > SNaN > +Inf > numbers > -Inf > QSNaN_neg > QNaN_neg\n+ */\n+\n+ /* Test equality */\n+ PREP_TEST();\n+ ADD_TEST_CMP(hf, raw_hf((_Float16)2.2), raw_hf((_Float16)2.2), false);\n+ ADD_TEST_CMP(hf, HF_SNaN, HF_SNaN, false);\n+ CHECK(hf, 2);\n+\n+ /* Common numbers */\n+ PREP_TEST();\n+ TEST_CMP_GT(hf, raw_hf((_Float16)2.2), raw_hf((_Float16)2.1));\n+ TEST_CMP_GT(hf, raw_hf((_Float16)0), raw_hf((_Float16)-2.2));\n+ CHECK(hf, 2);\n+\n+ /* Infinity vs Infinity/NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(hf, HF_QNaN, HF_INF);\n+ TEST_CMP_GT(hf, HF_SNaN, HF_INF);\n+ TEST_CMP_GT(hf, HF_INF, HF_INF_neg);\n+ TEST_CMP_GT(hf, HF_INF, HF_SNaN_neg);\n+ TEST_CMP_GT(hf, HF_INF, HF_QNaN_neg);\n+ TEST_CMP_GT(hf, HF_INF_neg, HF_SNaN_neg);\n+ TEST_CMP_GT(hf, HF_INF_neg, HF_QNaN_neg);\n+ TEST_CMP_GT(hf, HF_SNaN, HF_INF_neg);\n+ TEST_CMP_GT(hf, HF_QNaN, HF_INF_neg);\n+ CHECK(hf, 2);\n+\n+ /* NaN vs NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(hf, HF_QNaN, HF_SNaN);\n+ TEST_CMP_GT(hf, HF_SNaN, HF_SNaN_neg);\n+ TEST_CMP_GT(hf, HF_SNaN_neg, HF_QNaN_neg);\n+ CHECK(hf, 2);\n+\n+ /* NaN vs non-NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(hf, HF_QNaN, HF_one);\n+ TEST_CMP_GT(hf, HF_SNaN, HF_one);\n+ TEST_CMP_GT(hf, HF_one, HF_QNaN_neg);\n+ TEST_CMP_GT(hf, HF_one, HF_SNaN_neg);\n+ CHECK(hf, 2);\n+}\n+\n+static void test_cmp_variants(void)\n+{\n+ HVX_VectorPred true_pred, false_pred, pred;\n+ memset(&true_pred, 0xff, sizeof(true_pred));\n+ memset(&false_pred, 0, sizeof(false_pred));\n+\n+ PREP_TEST();\n+ ADD_TEST_CMP(sf, SF_one, SF_zero, true);\n+ ADD_TEST_CMP(sf, SF_zero, SF_one, false);\n+ ADD_TEST_CMP(sf, SF_one, SF_zero, true);\n+ ADD_TEST_CMP(sf, SF_zero, SF_one, false);\n+\n+ /* greater and */\n+ pred = Q6_Q_vcmp_gtand_QVsfVsf(true_pred, buffers[0], buffers[1]);\n+ *hvx_output = Q6_V_vmux_QVV(pred, true_vec, false_vec);\n+ for (int j = 0; j < 4; j++) {\n+ int exp = j % 2 ? 0 : 0xffffffff;\n+ if (output[0].sf[j] != exp) {\n+ printf(\"ERROR line %d: gtand %d: expected 0x%x got 0x%x\\n\",\n+ __LINE__, j, exp, output[0].sf[j]);\n+ err++;\n+ }\n+ }\n+ pred = Q6_Q_vcmp_gtand_QVsfVsf(false_pred, buffers[0], buffers[1]);\n+ *hvx_output = Q6_V_vmux_QVV(pred, true_vec, false_vec);\n+ for (int j = 0; j < 4; j++) {\n+ if (output[0].sf[j]) {\n+ printf(\"ERROR line %d: gtand %d: expected false\\n\", __LINE__, j);\n+ err++;\n+ }\n+ }\n+\n+ /* greater or */\n+ pred = Q6_Q_vcmp_gtor_QVsfVsf(false_pred, buffers[0], buffers[1]);\n+ *hvx_output = Q6_V_vmux_QVV(pred, true_vec, false_vec);\n+ for (int j = 0; j < 4; j++) {\n+ int exp = j % 2 ? 0 : 0xffffffff;\n+ if (output[0].sf[j] != exp) {\n+ printf(\"ERROR line %d: gtor %d: expected 0x%x got 0x%x\\n\",\n+ __LINE__, j, exp, output[0].sf[j]);\n+ err++;\n+ }\n+ }\n+ pred = Q6_Q_vcmp_gtor_QVsfVsf(true_pred, buffers[0], buffers[1]);\n+ *hvx_output = Q6_V_vmux_QVV(pred, true_vec, false_vec);\n+ for (int j = 0; j < 4; j++) {\n+ if (!output[0].sf[j]) {\n+ printf(\"ERROR line %d: gtor %d: expected true\\n\", __LINE__, j);\n+ err++;\n+ }\n+ }\n+}\n+\n+int main(void)\n+{\n+ memset(&true_vec, 0xff, sizeof(true_vec));\n+ memset(&false_vec, 0, sizeof(false_vec));\n+\n+ test_cmp_sf();\n+ test_cmp_hf();\n+ test_cmp_variants();\n+\n+ puts(err ? \"FAIL\" : \"PASS\");\n+ return err ? 1 : 0;\n+}\ndiff --git a/tests/tcg/hexagon/Makefile.target b/tests/tcg/hexagon/Makefile.target\nindex 83969e0e73..76ba245add 100644\n--- a/tests/tcg/hexagon/Makefile.target\n+++ b/tests/tcg/hexagon/Makefile.target\n@@ -52,6 +52,7 @@ HEX_TESTS += hvx_misc\n HEX_TESTS += hvx_histogram\n HEX_TESTS += fp_hvx\n HEX_TESTS += fp_hvx_cvt\n+HEX_TESTS += fp_hvx_cmp\n HEX_TESTS += fp_hvx_disabled\n HEX_TESTS += invalid-slots\n HEX_TESTS += invalid-encoding\n@@ -135,6 +136,8 @@ fp_hvx_disabled: fp_hvx_disabled.c hvx_misc.h\n fp_hvx_disabled: CFLAGS += -mhvx -mhvx-ieee-fp\n fp_hvx_cvt: fp_hvx_cvt.c hvx_misc.h\n fp_hvx_cvt: CFLAGS += -mhvx -mhvx-ieee-fp\n+fp_hvx_cmp: fp_hvx_cmp.c hvx_misc.h\n+fp_hvx_cmp: CFLAGS += -mhvx -mhvx-ieee-fp\n \n run-fp_hvx_disabled: QEMU_OPTS += -cpu v73,ieee-fp=false\n \n", "prefixes": [ "v3", "15/16" ] }