Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.0/patches/2221060/?format=api
{ "id": 2221060, "url": "http://patchwork.ozlabs.org/api/1.0/patches/2221060/?format=api", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.0/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<01040724683b0329a732666a2b839afade5d72e1.1775665981.git.matheus.bernardino@oss.qualcomm.com>", "date": "2026-04-08T16:36:58", "name": "[v3,07/16] target/hexagon: add v68 HVX IEEE float min/max insns", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "3006d5dc6f2d53502f678d18fd9a1f25e85c71de", "submitter": { "id": 90606, "url": "http://patchwork.ozlabs.org/api/1.0/people/90606/?format=api", "name": "Matheus Tavares Bernardino", "email": "matheus.bernardino@oss.qualcomm.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/01040724683b0329a732666a2b839afade5d72e1.1775665981.git.matheus.bernardino@oss.qualcomm.com/mbox/", "series": [ { "id": 499185, "url": "http://patchwork.ozlabs.org/api/1.0/series/499185/?format=api", "date": "2026-04-08T16:36:53", "name": "hexagon: add missing HVX float instructions", "version": 3, "mbox": "http://patchwork.ozlabs.org/series/499185/mbox/" } ], "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2221060/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=Bibofhdz;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=T/sS6rci;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (unknown [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4frX4D1302z1yD3\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 09 Apr 2026 04:42:36 +1000 (AEST)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wAXqC-0002P4-JM; Wed, 08 Apr 2026 14:41:28 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <matheus.bernardino@oss.qualcomm.com>)\n id 1wAXq5-0001xa-3Y\n for qemu-devel@nongnu.org; Wed, 08 Apr 2026 14:41:22 -0400", "from mx0a-0031df01.pphosted.com ([205.220.168.131])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <matheus.bernardino@oss.qualcomm.com>)\n id 1wAVu4-0006ow-4C\n for qemu-devel@nongnu.org; Wed, 08 Apr 2026 12:37:21 -0400", "from pps.filterd (m0279864.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 638B8clB1314539\n for <qemu-devel@nongnu.org>; Wed, 8 Apr 2026 16:37:18 GMT", "from mail-pg1-f200.google.com (mail-pg1-f200.google.com\n [209.85.215.200])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dd8d6m406-1\n (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n for <qemu-devel@nongnu.org>; Wed, 08 Apr 2026 16:37:18 +0000 (GMT)", "by mail-pg1-f200.google.com with SMTP id\n 41be03b00d2f7-c7422397574so140250a12.0\n for <qemu-devel@nongnu.org>; Wed, 08 Apr 2026 09:37:18 -0700 (PDT)", "from hu-mathbern-lv.qualcomm.com (Global_NAT1.qualcomm.com.\n [129.46.96.20]) by smtp.gmail.com with ESMTPSA id\n a92af1059eb24-12c1ff43d04sm4082006c88.4.2026.04.08.09.37.15\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 08 Apr 2026 09:37:15 -0700 (PDT)" ], "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n cc:content-transfer-encoding:date:from:in-reply-to:message-id\n :mime-version:references:subject:to; s=qcppdkim1; bh=nkTOqU3p++3\n FTV67E006ISdH7bkUa1lMdBoloXYrJgo=; b=BibofhdzQ1M6yug20Qg1uEx3C84\n VridvlkpoNYvXMUDbLL3g08nBfvs3vGZY1zoNTpF3B+7p5WV7eVDAN/QeFahK6vo\n wzr7rCrIKuBcyZYfI5sajSQlRtGCdp95cB8BT+oap8Aiz/+uiv3EjQF0W/lhh8kV\n BcTFsKEF1NJnA8BUHgP/WOpbdS9T7kA7n3VIiwtOGo0XVK9/kCAY0FuQivUPXSUn\n rzD134SPmgCZnj1l15DGVCRfIRtwb03gU4L1ecyZqioetmsUCqaSU5/yxo8rdyl9\n BZvhUUoxVC+htslS5N9juDT4GEEqBE+O6fK3uh9+P8Osdr9jJR9f3wvC3wQ==", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775666237; x=1776271037; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=nkTOqU3p++3FTV67E006ISdH7bkUa1lMdBoloXYrJgo=;\n b=T/sS6rciYDFIEaB/Ctx8eoRLUAe95d5qHIbFbVkUyr8EmgpE4jR2erxygjfIvgfZtJ\n 2KgbA0pYI8fE+NmvtAc1QribvDvEMPM7GDOU3UU5H6qveOHCZJhVZX9uWOvxPNsIRQIn\n vhIwVAWhV2nHlY+KZ8C3a+DmsDZm06nrGSsk9lV91NB9FPp/JvbuviUZ2bVSDExG8iD7\n yvBM/HOL80m2uh7zRTgl557roOCqAxOjWMsRhaHCgfiOQQ2E+ldBNLK+HfoQXmM68d2Y\n ak/g4rWl+15i5SBuFq8YkXDTtS5kKYOVudGQzenoJMQ1M7Mjwr/b4ghBC1Japs1lYXLC\n 0Rdg==" ], "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775666237; x=1776271037;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=nkTOqU3p++3FTV67E006ISdH7bkUa1lMdBoloXYrJgo=;\n b=Hu8VuDPUd+YPMMqIP8+/6lbxfjZF2bnV2Nfna2opEA/X9uzhGRirhloBk3S/Zp1fmX\n arOrHa3dE3os3PrMf8gzaO8OEXvtM9oByM+jR+DlwOXHaAc8d/ywCdd2ELBJrm45F3l9\n p9pdr1crp+EaMThnX3tOK7hohNxUAC6bDM1X02oGt7EEo93hgUN6OpFLT9/NXRDWFT+Z\n ch+VBl7OBPuQaVdHx+ZVBL+/Xjrir+PiF8CwW9lj5S6LNXkryHv3d6pC9mZ7gNDfrVoz\n 4c22VGaSWAtuhDacBgK6qHESEXgkK5GGewc2ZRyPzPnyATMqVq50TKvIyOSyqeh1xkKn\n FjWw==", "X-Gm-Message-State": "AOJu0YzZT3zX89GynheNd7wFh97YWVqXVocdbjaqCoW5aLcXAVlyqpxP\n k75nKFnmTb/slUays+lhINFU72uaP0A05eg8JGPo64jiO770ZJ1Y6Cx7CvaD8rwcel4hkJ2zx0U\n GEU96+4hpdACl6DP6tQ9I5u1Dpjx77e3lKyWoJz3VPlgrOQHRDdYvvb1SkT9/+yA/J2eB", "X-Gm-Gg": "AeBDievmET5NEbgJyu+jgEPJlzYpCGBsKinLdiF5OsfKboHG/fEJwRC8h8XHUZhHn1U\n dT6ATAURnTd/737Tkwj5w8ZMaePXc2pVrHSSAFe7ul7qgQmaCrhhvDg/ZaKiSb0XOIf0aGlu6ze\n y8lkXmdtCR/LSWdvcDfsDPpVnORKOqdL/+t5Nq51v8FizIEZ5wve2Ap7QIP+d2bKdwUyLRb/3SN\n 0qPbqNMww8Gg2r1lI6kN/5rNQc/xxwpM2UxvqjKr/+Va9B3PXZBnwY5J6SzSdBco4ebzD0kLqOD\n 4l/We90qguMKeHUtNYBCUZxWnWVjoObLzLNyI7dSwh9F5/BZyloRr4Dvc84q7zRgPom3W5tn9sJ\n beyFBnKbizqYchVUSdVxqUQyOtodBhQH7gYJCvDZ+RD7eSP2TbP6jczuVMqnO3Q3/EB498KaX61\n 6Kp+GfK065", "X-Received": [ "by 2002:a05:7022:f96:b0:119:e569:f609 with SMTP id\n a92af1059eb24-12c28bd4cfbmr79073c88.2.1775666236627;\n Wed, 08 Apr 2026 09:37:16 -0700 (PDT)", "by 2002:a05:7022:f96:b0:119:e569:f609 with SMTP id\n a92af1059eb24-12c28bd4cfbmr79055c88.2.1775666235879;\n Wed, 08 Apr 2026 09:37:15 -0700 (PDT)" ], "From": "Matheus Tavares Bernardino <matheus.bernardino@oss.qualcomm.com>", "To": "qemu-devel@nongnu.org", "Cc": "richard.henderson@linaro.org, ale@rev.ng, anjo@rev.ng,\n brian.cain@oss.qualcomm.com, ltaylorsimpson@gmail.com,\n marco.liebel@oss.qualcomm.com, philmd@linaro.org,\n quic_mburton@quicinc.com, sid.manning@oss.qualcomm.com", "Subject": "[PATCH v3 07/16] target/hexagon: add v68 HVX IEEE float min/max insns", "Date": "Wed, 8 Apr 2026 09:36:58 -0700", "Message-Id": "\n <01040724683b0329a732666a2b839afade5d72e1.1775665981.git.matheus.bernardino@oss.qualcomm.com>", "X-Mailer": "git-send-email 2.37.2", "In-Reply-To": "<cover.1775665981.git.matheus.bernardino@oss.qualcomm.com>", "References": "<cover.1775665981.git.matheus.bernardino@oss.qualcomm.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-Proofpoint-ORIG-GUID": "P7vjWjcw8JsGLd1sHrniAJNlKVY42HRm", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjYwNDA4MDE1NCBTYWx0ZWRfX5LfbLbO9fHgp\n asJHGARC3IGBaL9OncCGgbl2bZnaJWmV/5x9pI5TxfRAzrVuS4VBOF3WRLMv15IzNcDCb30d6Wf\n SWQExDG4DLH2A+gWeWtCwIvLlKbhkoZWxf2RP5ODobPytayrlyxU7/ijrO4DPBtzRX4gXyrtFn8\n K/DVKBsQaP25PMwT3fj25thG6SUpiKxhC22NM0ncO9G47lbQTwMab0CQsvbg2OAZasW6FatY7rc\n nI0JYvssPAI5q49O6Y7+rxbH63N8DDQrMw6NCo3MP6Ig4l2Bqiote0Su3q4C8mEw6uD9U95kKDr\n 1Gf0uSJJeg1amxyQovpewnq62InXmwbXOMelXNw/f5WFl2wKHCrTgojdnd8O7dYccP9W0mItYXL\n GShS0PBekSqOytd/kbtjjdBzVnQpj57gvRKnOclzw7UlYAwQQKomfChuAoSWxPrt93bm0bSH0Xr\n Echr0ugs+dWaiXt5Rvg==", "X-Authority-Analysis": "v=2.4 cv=GN041ONK c=1 sm=1 tr=0 ts=69d6843e cx=c_pps\n a=oF/VQ+ItUULfLr/lQ2/icg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8\n a=jrXzG3Pa4KLJnUkuMhcA:9 a=3WC7DwWrALyhR5TkjVHa:22", "X-Proofpoint-GUID": "P7vjWjcw8JsGLd1sHrniAJNlKVY42HRm", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-08_05,2026-04-08_01,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n lowpriorityscore=0 priorityscore=1501 phishscore=0 suspectscore=0\n clxscore=1015 spamscore=0 adultscore=0 bulkscore=0 impostorscore=0\n malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc=\n route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604010000\n definitions=main-2604080154", "Received-SPF": "pass client-ip=205.220.168.131;\n envelope-from=matheus.bernardino@oss.qualcomm.com;\n helo=mx0a-0031df01.pphosted.com", "X-Spam_score_int": "-27", "X-Spam_score": "-2.8", "X-Spam_bar": "--", "X-Spam_report": "(-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,\n RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Add HVX IEEE floating-point min/max instructions:\n- vfmin_hf, vfmin_sf: IEEE floating-point minimum\n- vfmax_hf, vfmax_sf: IEEE floating-point maximum\n- vmax_hf, vmax_sf: qfloat IEEE maximum\n- vmin_hf, vmin_sf: qfloat IEEE minimum\n\nThe Hexagon qfloat variants are similar to the IEEE-754 ones, but they\nhandle NaN slightly differently. See comment on hvx_ieee_fp.h\n\nSigned-off-by: Matheus Tavares Bernardino <matheus.bernardino@oss.qualcomm.com>\n---\n target/hexagon/mmvec/hvx_ieee_fp.h | 6 +++\n target/hexagon/attribs_def.h.inc | 2 +\n target/hexagon/mmvec/hvx_ieee_fp.c | 49 ++++++++++++++++++++\n target/hexagon/hex_common.py | 1 +\n target/hexagon/imported/mmvec/encode_ext.def | 10 ++++\n target/hexagon/imported/mmvec/ext.idef | 36 +++++++++++++-\n 6 files changed, 103 insertions(+), 1 deletion(-)", "diff": "diff --git a/target/hexagon/mmvec/hvx_ieee_fp.h b/target/hexagon/mmvec/hvx_ieee_fp.h\nindex 75008deb3b..ed8e4f2da9 100644\n--- a/target/hexagon/mmvec/hvx_ieee_fp.h\n+++ b/target/hexagon/mmvec/hvx_ieee_fp.h\n@@ -15,4 +15,10 @@ float32 fp_mult_sf_hf(float16 a1, float16 a2, float_status *fp_status);\n float32 fp_vdmpy(float16 a1, float16 a2, float16 a3, float16 a4,\n float_status *fp_status);\n \n+/* Qfloat min/max treat +NaN as greater than +INF and -NaN as smaller than -INF */\n+uint32_t qf_max_sf(uint32_t a1, uint32_t a2, float_status *fp_status);\n+uint32_t qf_min_sf(uint32_t a1, uint32_t a2, float_status *fp_status);\n+uint16_t qf_max_hf(uint16_t a1, uint16_t a2, float_status *fp_status);\n+uint16_t qf_min_hf(uint16_t a1, uint16_t a2, float_status *fp_status);\n+\n #endif\ndiff --git a/target/hexagon/attribs_def.h.inc b/target/hexagon/attribs_def.h.inc\nindex d3c4bf6301..2d0fc7e9c0 100644\n--- a/target/hexagon/attribs_def.h.inc\n+++ b/target/hexagon/attribs_def.h.inc\n@@ -81,6 +81,7 @@ DEF_ATTRIB(CVI_SCATTER, \"CVI Scatter operation\", \"\", \"\")\n DEF_ATTRIB(CVI_SCATTER_RELEASE, \"CVI Store Release for scatter\", \"\", \"\")\n DEF_ATTRIB(CVI_TMP_DST, \"CVI instruction that doesn't write a register\", \"\", \"\")\n DEF_ATTRIB(CVI_SLOT23, \"Can execute in slot 2 or slot 3 (HVX)\", \"\", \"\")\n+DEF_ATTRIB(CVI_VA_2SRC, \"Execs on multimedia vector engine; requires two srcs\", \"\", \"\")\n \n DEF_ATTRIB(VTCM_ALLBANK_ACCESS, \"Allocates in all VTCM schedulers.\", \"\", \"\")\n \n@@ -179,6 +180,7 @@ DEF_ATTRIB(HVX_IEEE_FP_ACC, \"HVX IEEE FP accumulate instruction\", \"\", \"\")\n DEF_ATTRIB(HVX_IEEE_FP_OUT_16, \"HVX IEEE FP 16-bit output\", \"\", \"\")\n DEF_ATTRIB(HVX_IEEE_FP_OUT_32, \"HVX IEEE FP 32-bit output\", \"\", \"\")\n DEF_ATTRIB(CVI_VX_NO_TMP_LD, \"HVX multiply without tmp load\", \"\", \"\")\n+DEF_ATTRIB(HVX_FLT, \"This a floating point HVX instruction.\", \"\", \"\")\n \n /* Keep this as the last attribute: */\n DEF_ATTRIB(ZZ_LASTATTRIB, \"Last attribute in the file\", \"\", \"\")\ndiff --git a/target/hexagon/mmvec/hvx_ieee_fp.c b/target/hexagon/mmvec/hvx_ieee_fp.c\nindex 3367226998..868c0c5b18 100644\n--- a/target/hexagon/mmvec/hvx_ieee_fp.c\n+++ b/target/hexagon/mmvec/hvx_ieee_fp.c\n@@ -19,3 +19,52 @@ float32 fp_vdmpy(float16 a1, float16 a2, float16 a3, float16 a4,\n return float32_add(fp_mult_sf_hf(a1, a3, fp_status),\n fp_mult_sf_hf(a2, a4, fp_status), fp_status);\n }\n+\n+#define float32_is_pos_nan(X) (float32_is_any_nan(X) && !float32_is_neg(X))\n+#define float32_is_neg_nan(X) (float32_is_any_nan(X) && float32_is_neg(X))\n+#define float16_is_pos_nan(X) (float16_is_any_nan(X) && !float16_is_neg(X))\n+#define float16_is_neg_nan(X) (float16_is_any_nan(X) && float16_is_neg(X))\n+\n+float32 qf_max_sf(float32 a1, float32 a2, float_status *fp_status)\n+{\n+ if (float32_is_pos_nan(a1) || float32_is_neg_nan(a2)) {\n+ return a1;\n+ }\n+ if (float32_is_pos_nan(a2) || float32_is_neg_nan(a1)) {\n+ return a2;\n+ }\n+ return float32_max(a1, a2, fp_status);\n+}\n+\n+float32 qf_min_sf(float32 a1, float32 a2, float_status *fp_status)\n+{\n+ if (float32_is_pos_nan(a1) || float32_is_neg_nan(a2)) {\n+ return a2;\n+ }\n+ if (float32_is_pos_nan(a2) || float32_is_neg_nan(a1)) {\n+ return a1;\n+ }\n+ return float32_min(a1, a2, fp_status);\n+}\n+\n+float16 qf_max_hf(float16 a1, float16 a2, float_status *fp_status)\n+{\n+ if (float16_is_pos_nan(a1) || float16_is_neg_nan(a2)) {\n+ return a1;\n+ }\n+ if (float16_is_pos_nan(a2) || float16_is_neg_nan(a1)) {\n+ return a2;\n+ }\n+ return float16_max(a1, a2, fp_status);\n+}\n+\n+float16 qf_min_hf(float16 a1, float16 a2, float_status *fp_status)\n+{\n+ if (float16_is_pos_nan(a1) || float16_is_neg_nan(a2)) {\n+ return a2;\n+ }\n+ if (float16_is_pos_nan(a2) || float16_is_neg_nan(a1)) {\n+ return a1;\n+ }\n+ return float16_min(a1, a2, fp_status);\n+}\ndiff --git a/target/hexagon/hex_common.py b/target/hexagon/hex_common.py\nindex 9e8bcfdcf0..c81dd5b836 100755\n--- a/target/hexagon/hex_common.py\n+++ b/target/hexagon/hex_common.py\n@@ -216,6 +216,7 @@ def need_env(tag):\n \"A_CVI_GATHER\" in attribdict[tag] or\n \"A_CVI_SCATTER\" in attribdict[tag] or\n \"A_HVX_IEEE_FP\" in attribdict[tag] or\n+ \"A_HVX_FLT\" in attribdict[tag] or\n \"A_IMPLICIT_WRITES_USR\" in attribdict[tag])\n \n \ndiff --git a/target/hexagon/imported/mmvec/encode_ext.def b/target/hexagon/imported/mmvec/encode_ext.def\nindex 4ce87d09fd..d7f50db778 100644\n--- a/target/hexagon/imported/mmvec/encode_ext.def\n+++ b/target/hexagon/imported/mmvec/encode_ext.def\n@@ -823,4 +823,14 @@ DEF_ENC(V6_vsub_sf_hf,\"00011111100vvvvvPP1uuuuu101ddddd\")\n DEF_ENC(V6_vadd_hf_hf,\"00011111101vvvvvPP1uuuuu111ddddd\")\n DEF_ENC(V6_vsub_hf_hf,\"00011111011vvvvvPP1uuuuu000ddddd\")\n \n+/* IEEE FP min/max instructions */\n+DEF_ENC(V6_vfmin_hf,\"00011100011vvvvvPP1uuuuu000ddddd\")\n+DEF_ENC(V6_vfmin_sf,\"00011100011vvvvvPP1uuuuu001ddddd\")\n+DEF_ENC(V6_vfmax_hf,\"00011100011vvvvvPP1uuuuu010ddddd\")\n+DEF_ENC(V6_vfmax_sf,\"00011100011vvvvvPP1uuuuu011ddddd\")\n+DEF_ENC(V6_vmax_sf,\"00011111110vvvvvPP1uuuuu001ddddd\")\n+DEF_ENC(V6_vmin_sf,\"00011111110vvvvvPP1uuuuu010ddddd\")\n+DEF_ENC(V6_vmax_hf,\"00011111110vvvvvPP1uuuuu011ddddd\")\n+DEF_ENC(V6_vmin_hf,\"00011111110vvvvvPP1uuuuu100ddddd\")\n+\n #endif /* NO MMVEC */\ndiff --git a/target/hexagon/imported/mmvec/ext.idef b/target/hexagon/imported/mmvec/ext.idef\nindex 14df8e4790..0e9cace203 100644\n--- a/target/hexagon/imported/mmvec/ext.idef\n+++ b/target/hexagon/imported/mmvec/ext.idef\n@@ -43,7 +43,9 @@\n EXTINSN(V6_##TAG, SYNTAX, ATTRIBS(A_EXTENSION,A_CVI,A_CVI_VA), \\\n DESCR, DO_FOR_EACH_CODE(WIDTH, CODE))\n \n-\n+#define ITERATOR_INSN_ANY_SLOT_2SRC(WIDTH,TAG,SYNTAX,DESCR,CODE) \\\n+EXTINSN(V6_##TAG, SYNTAX, ATTRIBS(A_EXTENSION,A_CVI,A_CVI_VA,A_CVI_VA_2SRC,A_HVX_FLT), \\\n+DESCR, DO_FOR_EACH_CODE(WIDTH, CODE))\n \n #define ITERATOR_INSN2_ANY_SLOT(WIDTH,TAG,SYNTAX,SYNTAX2,DESCR,CODE) \\\n ITERATOR_INSN_ANY_SLOT(WIDTH,TAG,SYNTAX2,DESCR,CODE)\n@@ -3000,6 +3002,38 @@ ITERATOR_INSN_IEEE_FP_DOUBLE_32(32, vsub_sf_hf,\n VddV.v[1].sf[i] = float32_sub(f16_to_f32(VuV.hf[2*i+1]),\n f16_to_f32(VvV.hf[2*i+1]), &env->hvx_fp_status))\n \n+#define ITERATOR_INSN_IEEE_FP_16_32_LATE(WIDTH,TAG,SYNTAX,DESCR,CODE) \\\n+EXTINSN(V6_##TAG, SYNTAX, \\\n+ ATTRIBS(A_EXTENSION,A_HVX_IEEE_FP,A_CVI,A_CVI_VX,A_HVX_IEEE_FP_OUT_16,A_HVX_IEEE_FP_OUT_32), \\\n+ DESCR, DO_FOR_EACH_CODE(WIDTH, CODE))\n+\n+/* IEEE FP min/max instructions */\n+ITERATOR_INSN_IEEE_FP_16_32_LATE(16, vfmin_hf, \"Vd32.hf=vfmin(Vu32.hf,Vv32.hf)\", \\\n+ \"Vector IEEE min: hf\", VdV.hf[i] = float16_min(VuV.hf[i], VvV.hf[i], \\\n+\t&env->hvx_fp_status))\n+ITERATOR_INSN_IEEE_FP_16_32_LATE(32, vfmin_sf, \"Vd32.sf=vfmin(Vu32.sf,Vv32.sf)\", \\\n+ \"Vector IEEE min: sf\", VdV.sf[i] = float32_min(VuV.sf[i], VvV.sf[i], \\\n+\t&env->hvx_fp_status))\n+ITERATOR_INSN_IEEE_FP_16_32_LATE(16, vfmax_hf, \"Vd32.hf=vfmax(Vu32.hf,Vv32.hf)\", \\\n+ \"Vector IEEE max: hf\", VdV.hf[i] = float16_max(VuV.hf[i], VvV.hf[i], \\\n+\t&env->hvx_fp_status))\n+ITERATOR_INSN_IEEE_FP_16_32_LATE(32, vfmax_sf, \"Vd32.sf=vfmax(Vu32.sf,Vv32.sf)\", \\\n+ \"Vector IEEE max: sf\", VdV.sf[i] = float32_max(VuV.sf[i], VvV.sf[i], \\\n+\t&env->hvx_fp_status))\n+\n+ITERATOR_INSN_ANY_SLOT_2SRC(32,vmax_sf,\"Vd32.sf=vmax(Vu32.sf,Vv32.sf)\", \\\n+ \"Vector max of sf input\", VdV.sf[i] = qf_max_sf(VuV.sf[i], VvV.sf[i], \\\n+\t&env->hvx_fp_status))\n+ITERATOR_INSN_ANY_SLOT_2SRC(32,vmin_sf,\"Vd32.sf=vmin(Vu32.sf,Vv32.sf)\", \\\n+ \"Vector min of sf input\", VdV.sf[i] = qf_min_sf(VuV.sf[i], VvV.sf[i], \\\n+\t&env->hvx_fp_status))\n+ITERATOR_INSN_ANY_SLOT_2SRC(16,vmax_hf,\"Vd32.hf=vmax(Vu32.hf,Vv32.hf)\", \\\n+ \"Vector max of hf input\", VdV.hf[i] = qf_max_hf(VuV.hf[i], VvV.hf[i], \\\n+\t&env->hvx_fp_status))\n+ITERATOR_INSN_ANY_SLOT_2SRC(16,vmin_hf,\"Vd32.hf=vmin(Vu32.hf,Vv32.hf)\", \\\n+ \"Vector min of hf input\", VdV.hf[i] = qf_min_hf(VuV.hf[i], VvV.hf[i], \\\n+\t&env->hvx_fp_status))\n+\n /******************************************************************************\n DEBUG Vector/Register Printing\n ******************************************************************************/\n", "prefixes": [ "v3", "07/16" ] }