Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.0/patches/2219339/?format=api
{ "id": 2219339, "url": "http://patchwork.ozlabs.org/api/1.0/patches/2219339/?format=api", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.0/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260402215629.745866-25-ruslichenko.r@gmail.com>", "date": "2026-04-02T21:56:09", "name": "[v3,24/33] target/arm/cpu: add fdt support for armv8-timer", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "407fe42f9b1572064ac1c4f306e1e8acb6523f5e", "submitter": { "id": 92275, "url": "http://patchwork.ozlabs.org/api/1.0/people/92275/?format=api", "name": "Ruslan Ruslichenko", "email": "ruslichenko.r@gmail.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260402215629.745866-25-ruslichenko.r@gmail.com/mbox/", "series": [ { "id": 498555, "url": "http://patchwork.ozlabs.org/api/1.0/series/498555/?format=api", "date": "2026-04-02T21:55:47", "name": "hw/arm: Introduce generic FDT-driven machine", "version": 3, "mbox": "http://patchwork.ozlabs.org/series/498555/mbox/" } ], "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2219339/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=eAXaA+y1;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fmwhP4gnTz1yDH\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 03 Apr 2026 08:57:57 +1100 (AEDT)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w8Q2p-0000Lo-6x; Thu, 02 Apr 2026 17:57:43 -0400", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <ruslichenko.r@gmail.com>)\n id 1w8Q2b-00009i-N3\n for qemu-devel@nongnu.org; Thu, 02 Apr 2026 17:57:29 -0400", "from mail-ej1-x630.google.com ([2a00:1450:4864:20::630])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <ruslichenko.r@gmail.com>)\n id 1w8Q2Y-0007E6-BN\n for qemu-devel@nongnu.org; Thu, 02 Apr 2026 17:57:28 -0400", "by mail-ej1-x630.google.com with SMTP id\n a640c23a62f3a-b982518b73fso207753066b.1\n for <qemu-devel@nongnu.org>; Thu, 02 Apr 2026 14:57:25 -0700 (PDT)", "from thinkpad-t470s.. (93-143-182-244.adsl.net.t-com.hr.\n [93.143.182.244]) by smtp.googlemail.com with ESMTPSA id\n a640c23a62f3a-b9c3cac0e1asm134009166b.27.2026.04.02.14.57.23\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 02 Apr 2026 14:57:24 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1775167044; x=1775771844; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=SZPYiFfpkqs7OEfAorj2jjdtW/THFK7eOizNd6vUIEE=;\n b=eAXaA+y1x1p4cfrxlmaz6i95e6k3MJo048D5jJ+roayy68J/NXH7PA2CDk+L8OoGR/\n olcgeDL9uGlP+rkRaj5DTQOmWuZPZ1QF++Qr+TSg0sy8pMkJgj8mpi/2Gq/6GAYvFGJL\n Dqe4lhXuaWGHpfWyQYW6GN7dmk2qKY0Wh+iHA/0Ac1EVP8UQ8TSadoiyhulzVRY/jNf8\n gXtLUBHLjPo0EGLW7l8KLle6umH6BQCnPR82ve6ApanGH6NqndKIzLSZpjuSxgmXrp5T\n BtoEUw093wmarlc4mVdPcuIepcWGnJH6WK0MscxFANnJ25LljoqWQEtvLDGOhn5a8ul5\n Si0g==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775167044; x=1775771844;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=SZPYiFfpkqs7OEfAorj2jjdtW/THFK7eOizNd6vUIEE=;\n b=so+x3v6rlSpW22rzQt+cNUm6fZRWGMdwjOVeiYVSycJ232qSoC/y/QnPdpx20bQDE5\n nku1Yo/zTMLGDsUA9Q41iyAKkrYAyfHiIF0+5fohsJt2H1a6AGICYold+btU11Y2S7lW\n U3ZMSIy0W+NLYbkTFhJR+5czY/wFuwbpoXfh27ePHIBr3W0G4sZzf+4MYiZFgnFgTAYa\n UEYhB+M8irPAXex+Kuzni8Y/9DsV+Gy+44CFHLJSVJa1sb0RVyU2H1lmEaWgKR1kGuuM\n +/pvNJq7Kt09KsZhvX011t/Ty2DmrFPyJLbVAFj5K6q8RfnRqBfopqagGkYoBWRoCWvt\n Fx/Q==", "X-Gm-Message-State": "AOJu0YxTOpdmAZ+YziDThmUZiw0NdOuJK9hu1RXjKQe36i/6xDs8U4KX\n QOOi+XR968WcVzJmUGUV0JggyhU8CyihvbR62aBBStNr1aFLwzdofwE7gVsa1r9b", "X-Gm-Gg": "ATEYQzx1ipQZURQwn5FyqKJWvJwj2eLGsZ9NoTnHYgVIKq2XkuW+C/myynhpI4ndQNF\n 5/YWr0AM1jpat/Eb1lfyCEzYXGFlMW0yRYUYyD6Lz8yMcTEVHARrSEPEx5L3TyaZbvYKLfXuNSW\n gKkLXNt8TuREPvux4KB2AWd3P14vHxDI+600pkq+TbtrnEbT8W6NDnrc+IoQ4ZcCrE5+K9yLmpf\n 69X+kN/Ps63QtVI1dUeKPmzi97HwB9UjJ4i2MNMmKzdktFaPg7P6alK7cEMvtt3HmQ91BBkwYmQ\n LGUy4OKnHsh8rLbJoy5NcJHFUxhVXNcb5pUQYAY5iBTp12ZpdO/xmhxpONura2T9yBwhBsPB2hA\n aee5/dh+rwDUjHK9H5dlQxo5q8ANozUtPnuveOHu9YTxnybXsPtIHJ4W+HwAI/CB5apUEnvUmCi\n W56GQPNjviWofkXjRVxiqWxn0ISJqvWGdfWpXvFC97M5VFTAbjXg0b3Gwgngj9fisHjkQB8Q==", "X-Received": "by 2002:a17:907:5c9:b0:b98:3bb8:c10f with SMTP id\n a640c23a62f3a-b9c67423283mr24107866b.5.1775167044460;\n Thu, 02 Apr 2026 14:57:24 -0700 (PDT)", "From": "Ruslan Ruslichenko <ruslichenko.r@gmail.com>", "To": "qemu-devel@nongnu.org", "Cc": "qemu-arm@nongnu.org, alex.bennee@linaro.org, peter.maydell@linaro.org,\n artem_mygaiev@epam.com, volodymyr_babchuk@epam.com,\n takahiro.nakata.wr@renesas.com,\n \"Edgar E . Iglesias\" <edgar.iglesias@gmail.com>,\n Ruslan_Ruslichenko@epam.com, balaton@eik.bme.hu", "Subject": "[PATCH v3 24/33] target/arm/cpu: add fdt support for armv8-timer", "Date": "Thu, 2 Apr 2026 23:56:09 +0200", "Message-ID": "<20260402215629.745866-25-ruslichenko.r@gmail.com>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260402215629.745866-1-ruslichenko.r@gmail.com>", "References": "<20260402215629.745866-1-ruslichenko.r@gmail.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2a00:1450:4864:20::630;\n envelope-from=ruslichenko.r@gmail.com; helo=mail-ej1-x630.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "From: Ruslan Ruslichenko <Ruslan_Ruslichenko@epam.com>\n\nImplement FDT compatibility, so that timer can initilize\nand wire irqs based on device tree information.\n\nSigned-off-by: Ruslan Ruslichenko <Ruslan_Ruslichenko@epam.com>\n---\n target/arm/cpu.c | 112 +++++++++++++++++++++++++++++++++++++++++++++++\n 1 file changed, 112 insertions(+)", "diff": "diff --git a/target/arm/cpu.c b/target/arm/cpu.c\nindex ccc47c8a9a..35e38f9970 100644\n--- a/target/arm/cpu.c\n+++ b/target/arm/cpu.c\n@@ -54,6 +54,8 @@\n #include \"target/arm/gtimer.h\"\n \n #include \"trace.h\"\n+#include \"hw/core/fdt_generic_util.h\"\n+\n \n static void arm_cpu_set_pc(CPUState *cs, vaddr value)\n {\n@@ -2447,3 +2449,113 @@ static void arm_cpu_register_types(void)\n }\n \n type_init(arm_cpu_register_types)\n+\n+#ifndef CONFIG_USER_ONLY\n+\n+static Object *fdt_armv8_timer_get_intc(FDTMachineInfo *fdti, char *node_path)\n+{\n+ char intc_node_path[DT_PATH_LENGTH];\n+ uint32_t intc_phandle;\n+ Error *errp = NULL;\n+ DeviceState *intc;\n+\n+ intc_phandle = qemu_fdt_getprop_cell_inherited(fdti->fdt, node_path,\n+ \"interrupt-parent\",\n+ 0, &errp);\n+\n+ /* There must be an interrupt-parent */\n+ if (errp ||\n+ qemu_devtree_get_node_by_phandle(fdti->fdt,\n+ intc_node_path, intc_phandle)) {\n+ g_assert_not_reached();\n+ }\n+\n+ while (!fdt_init_has_opaque(fdti, intc_node_path)) {\n+ fdt_init_yield(fdti);\n+ }\n+\n+ intc = DEVICE(fdt_init_get_opaque(fdti, intc_node_path));\n+\n+ while (!intc->realized) {\n+ fdt_init_yield(fdti);\n+ }\n+\n+ return OBJECT(intc);\n+}\n+\n+static int armv8_timer_fdt_init(char *node_path, FDTMachineInfo *fdti,\n+ void *priv)\n+{\n+ Object *intc = fdt_armv8_timer_get_intc(fdti, node_path);\n+ CPUState *cpu;\n+ qemu_irq *sec_irqs = NULL;\n+ qemu_irq *ns_irqs;\n+ qemu_irq *v_irqs;\n+ qemu_irq *h_irqs;\n+ uint32_t first_cpu_idx;\n+ uint32_t num_cpu;\n+ bool has_sec_ext;\n+ Error *err = NULL;\n+\n+ first_cpu_idx = object_property_get_uint(intc, \"first-cpu-idx\", &err);\n+ if (!err) {\n+ num_cpu = object_property_get_uint(intc, \"num-cpu\", &err);\n+ assert(!err);\n+ has_sec_ext = object_property_get_bool(intc, \"has-security-extensions\",\n+ &err);\n+ assert(!err);\n+ } else {\n+ /*\n+ * Connect all CPUs with the ARM_FEATURE_GENERIC_TIMER set for\n+ * backwards compatibility when the 'first-cpu-idx' property does not\n+ * exist.\n+ */\n+ num_cpu = 0;\n+ has_sec_ext = true;\n+ }\n+\n+ if (has_sec_ext) {\n+ sec_irqs = fdt_get_irq(fdti, node_path, 0);\n+ ns_irqs = fdt_get_irq(fdti, node_path, 1);\n+ v_irqs = fdt_get_irq(fdti, node_path, 2);\n+ h_irqs = fdt_get_irq(fdti, node_path, 3);\n+ } else {\n+ ns_irqs = fdt_get_irq(fdti, node_path, 0);\n+ v_irqs = fdt_get_irq(fdti, node_path, 1);\n+ h_irqs = fdt_get_irq(fdti, node_path, 2);\n+ }\n+\n+ for (cpu = first_cpu; cpu; cpu = CPU_NEXT(cpu)) {\n+ ARMCPU *acpu = ARM_CPU(cpu);\n+ bool is_gic_cpu;\n+\n+ if (!arm_feature(&acpu->env, ARM_FEATURE_GENERIC_TIMER)) {\n+ continue;\n+ }\n+\n+ is_gic_cpu = cpu->cpu_index >= first_cpu_idx &&\n+ cpu->cpu_index < (first_cpu_idx + num_cpu);\n+\n+ if (!num_cpu || is_gic_cpu) {\n+\n+ assert(*ns_irqs);\n+ assert(*v_irqs);\n+ assert(*h_irqs);\n+ qdev_connect_gpio_out(DEVICE(acpu), 0, *ns_irqs++);\n+ qdev_connect_gpio_out(DEVICE(acpu), 1, *v_irqs++);\n+ qdev_connect_gpio_out(DEVICE(acpu), 2, *h_irqs++);\n+\n+ if (has_sec_ext) {\n+ assert(*sec_irqs);\n+ qdev_connect_gpio_out(DEVICE(acpu), 3, *sec_irqs++);\n+ }\n+ }\n+ }\n+\n+ return 0;\n+}\n+\n+fdt_register_compatibility(armv8_timer_fdt_init,\n+ \"compatible:arm,armv8-timer\");\n+\n+#endif\n", "prefixes": [ "v3", "24/33" ] }