Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.0/patches/2198317/?format=api
{ "id": 2198317, "url": "http://patchwork.ozlabs.org/api/1.0/patches/2198317/?format=api", "project": { "id": 14, "url": "http://patchwork.ozlabs.org/api/1.0/projects/14/?format=api", "name": "QEMU Development", "link_name": "qemu-devel", "list_id": "qemu-devel.nongnu.org", "list_email": "qemu-devel@nongnu.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20260219191955.83815-16-philmd@linaro.org>", "date": "2026-02-19T19:19:17", "name": "[v2,15/50] target/sparc: Expose gdbstub registers to sparc32 targets", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "f6c8cdd8010876f46ee1007e168534d6ac35a221", "submitter": { "id": 85046, "url": "http://patchwork.ozlabs.org/api/1.0/people/85046/?format=api", "name": "Philippe Mathieu-Daudé", "email": "philmd@linaro.org" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/qemu-devel/patch/20260219191955.83815-16-philmd@linaro.org/mbox/", "series": [ { "id": 492715, "url": "http://patchwork.ozlabs.org/api/1.0/series/492715/?format=api", "date": "2026-02-19T19:19:03", "name": "gdbstub: Build once on various targets (single-binary)", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/492715/mbox/" } ], "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2198317/checks/", "tags": {}, "headers": { "Return-Path": "<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=K1pqDAmp;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)" ], "Received": [ "from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fH3Fw11hLz1xpl\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 20 Feb 2026 06:23:48 +1100 (AEDT)", "from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1vt9bi-0002vH-5S; Thu, 19 Feb 2026 14:22:39 -0500", "from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1vt9ay-0002W6-3b\n for qemu-devel@nongnu.org; Thu, 19 Feb 2026 14:21:53 -0500", "from mail-wm1-x32b.google.com ([2a00:1450:4864:20::32b])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1vt9au-00086L-3x\n for qemu-devel@nongnu.org; Thu, 19 Feb 2026 14:21:51 -0500", "by mail-wm1-x32b.google.com with SMTP id\n 5b1f17b1804b1-4806f3fc50bso14851855e9.0\n for <qemu-devel@nongnu.org>; Thu, 19 Feb 2026 11:21:47 -0800 (PST)", "from localhost.localdomain (88-187-86-199.subs.proxad.net.\n [88.187.86.199]) by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-483a316eb08sm25010325e9.0.2026.02.19.11.21.45\n (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256);\n Thu, 19 Feb 2026 11:21:45 -0800 (PST)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1771528906; x=1772133706; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=iBslSAoVL6gslfaibh72PbWC4QaSzp3PaLMupF2j1EA=;\n b=K1pqDAmpYgDuBKAwecufOFmEyW/A/aX1YihG5UHh1IMWP6204ghhNMypqbp0r79b9h\n RHgbRPcSHFpBx8o1g8msw8Ez0/yD6kY7pdUzyTXuSYFC0AuFMDlX3iOrDUhJ5v2X5Xuz\n tEqUAaSWFuHIz2/PWuRDlr+mBCoVFP43wsCJGs0OJQZ+i9HJYhksot5WRaW6iNlpqx3s\n tleV29dOlfoblnfkPEhwOhLo9oCiE115oHbu44sjdylO9g1wtJ78jkgyieTAm4clqSag\n zjlo9D8Wh623iOkB4FlOBgvjEQI27Kh+Cu4gxKrsZ++9ZHk6rCiu30fbaytaMggfb3RE\n jTUA==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1771528906; x=1772133706;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=iBslSAoVL6gslfaibh72PbWC4QaSzp3PaLMupF2j1EA=;\n b=W/b7OshDNKLRpA0MFWgjUhWCnC/+JVVB+rkU/STS3iJFT8WY5+I3vwsWBN0SFJxMG5\n bI7ikodwZ4NoYqMQUCxReOTP4uP83DkqwoQpU875G9DtmIY8ZU6DH2gLkhKykGvxWJmV\n zGSyzU+CNej4Y3I9djQRTPaXKsOJqz3WHDj6A71tG4jVODsxDpQRFuEC0y0bAD7bbHzL\n PxyAluOLG1f+E9xLWTUDzPsj+AvSGYq3yCjC/vT6eTPUcp08JgL6RGenZTra33NBfwmk\n Mt7e0N8u7/p/riFr0ZFCHC+b81vK5J4ULWkfU8EXX8PZna0110aGprYSLXpKrAdrdaQI\n y/UA==", "X-Gm-Message-State": "AOJu0YxMSEpoXb7EnZYk0U4PpafdszILi8p/9sEhbCLHtnAU1y5/LYKc\n eq5k4w5krmj6au5qVhpBLjAskIFLVJqv038GwFJXiED2mfud8s7UoJlX+CeIsesZBePQkRB//4X\n f/VS2enixAg==", "X-Gm-Gg": "AZuq6aIATrKj7X5gwS43YUbIAhglN0FFXQDJ8/vB5gJgcw+N5aOjtds2KlUcjTkJiFx\n cpupyKJjBpq9r7enLRa/nxuOw16Pdqu3ZvAf3KMBKfs4YoZcHsFeyUtRSi0XqDSYCKX4i8dwIkH\n gifxy6e+R54bDWjDOHdLBY8+ZXMWqxn46YOwLJI/ErBz49pCKGF24n451/eVRlqTYVyKqZUSmk/\n YisE22m+wbkPU1R8P6T8aj0Af9HwAdoXsYIJUoTjQV5scyLReugWZvfSEYhIaa7eqEDAr0RqEih\n IbpZzrqPWI3vT7XmbvmhvzXVifqt1Sp6DfszBvIoqzeYFbf44n2xEpIN/iyrwTZ84EycEhEePas\n 15CDH0sRIwX9Sc8wQOxggcZ7iZfOYDVyZ9ck2ZJkb4NGLJkMNl2WSaOId5nTtGhL8jIQsHJ7WRq\n pUI+8kTiUPitLZJTm05N7DFItxHuwC0PSH/ShcLFDUJjqkisUbqsZVWUWI4Z2vwnkvOZogGtyQ", "X-Received": "by 2002:a05:600c:8b61:b0:47e:e78a:c832 with SMTP id\n 5b1f17b1804b1-48379c286d4mr306325785e9.37.1771528906207;\n Thu, 19 Feb 2026 11:21:46 -0800 (PST)", "From": "=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>", "To": "qemu-devel@nongnu.org", "Cc": "Pierrick Bouvier <pierrick.bouvier@linaro.org>,\n Richard Henderson <richard.henderson@linaro.org>, qemu-s390x@nongnu.org,\n\t=?utf-8?q?Alex_Benn=C3=A9e?= <alex.bennee@linaro.org>, qemu-riscv@nongnu.org,\n qemu-ppc@nongnu.org,\n =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>,\n Laurent Vivier <laurent@vivier.eu>,\n Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>,\n Artyom Tarasenko <atar4qemu@gmail.com>", "Subject": "[PATCH v2 15/50] target/sparc: Expose gdbstub registers to sparc32\n targets", "Date": "Thu, 19 Feb 2026 20:19:17 +0100", "Message-ID": "<20260219191955.83815-16-philmd@linaro.org>", "X-Mailer": "git-send-email 2.52.0", "In-Reply-To": "<20260219191955.83815-1-philmd@linaro.org>", "References": "<20260219191955.83815-1-philmd@linaro.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit", "Received-SPF": "pass client-ip=2a00:1450:4864:20::32b;\n envelope-from=philmd@linaro.org; helo=mail-wm1-x32b.google.com", "X-Spam_score_int": "-20", "X-Spam_score": "-2.1", "X-Spam_bar": "--", "X-Spam_report": "(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no", "X-Spam_action": "no action", "X-BeenThere": "qemu-devel@nongnu.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "qemu development <qemu-devel.nongnu.org>", "List-Unsubscribe": "<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>", "List-Archive": "<https://lists.nongnu.org/archive/html/qemu-devel>", "List-Post": "<mailto:qemu-devel@nongnu.org>", "List-Help": "<mailto:qemu-devel-request@nongnu.org?subject=help>", "List-Subscribe": "<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>", "Errors-To": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org", "Sender": "qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org" }, "content": "Import gdb-xml/sparc32-{cpu,fpu,cp0}.xml from mainstream binutils,\ntag 'binutils-2_46', found in the gdb/features/sparc/folder [*].\n\nRegister them by setting the CPUClass::gdb_core_xml_file field and\ncalling gdb_register_coprocessor() in sparc_cpu_register_gdb_regs().\n\n[*] https://sourceware.org/git/?p=binutils-gdb.git;a=tree;f=gdb/features/sparc;hb=refs/tags/binutils-2_46\n\nSigned-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>\n---\n configs/targets/sparc-linux-user.mak | 1 +\n configs/targets/sparc-softmmu.mak | 1 +\n target/sparc/cpu.c | 2 +-\n target/sparc/gdbstub.c | 13 +++++----\n gdb-xml/sparc32-cp0.xml | 18 ++++++++++++\n gdb-xml/sparc32-cpu.xml | 42 ++++++++++++++++++++++++++++\n gdb-xml/sparc32-fpu.xml | 42 ++++++++++++++++++++++++++++\n 7 files changed, 113 insertions(+), 6 deletions(-)\n create mode 100644 gdb-xml/sparc32-cp0.xml\n create mode 100644 gdb-xml/sparc32-cpu.xml\n create mode 100644 gdb-xml/sparc32-fpu.xml", "diff": "diff --git a/configs/targets/sparc-linux-user.mak b/configs/targets/sparc-linux-user.mak\nindex d3f0716ca2d..01446e28783 100644\n--- a/configs/targets/sparc-linux-user.mak\n+++ b/configs/targets/sparc-linux-user.mak\n@@ -2,5 +2,6 @@ TARGET_ARCH=sparc\n TARGET_SYSTBL_ABI=common,32\n TARGET_SYSTBL=syscall.tbl\n TARGET_BIG_ENDIAN=y\n+TARGET_XML_FILES=gdb-xml/sparc32-cpu.xml gdb-xml/sparc32-fpu.xml gdb-xml/sparc32-cp0.xml\n TARGET_LONG_BITS=32\n TARGET_NOT_USING_LEGACY_NATIVE_ENDIAN_API=y\ndiff --git a/configs/targets/sparc-softmmu.mak b/configs/targets/sparc-softmmu.mak\nindex c4c38946d54..ed846735f41 100644\n--- a/configs/targets/sparc-softmmu.mak\n+++ b/configs/targets/sparc-softmmu.mak\n@@ -1,5 +1,6 @@\n TARGET_ARCH=sparc\n TARGET_BIG_ENDIAN=y\n+TARGET_XML_FILES=gdb-xml/sparc32-cpu.xml gdb-xml/sparc32-fpu.xml gdb-xml/sparc32-cp0.xml\n TARGET_LONG_BITS=32\n TARGET_NOT_USING_LEGACY_LDST_PHYS_API=y\n TARGET_NOT_USING_LEGACY_NATIVE_ENDIAN_API=y\ndiff --git a/target/sparc/cpu.c b/target/sparc/cpu.c\nindex d82f858efb1..1493336e7a2 100644\n--- a/target/sparc/cpu.c\n+++ b/target/sparc/cpu.c\n@@ -1095,7 +1095,7 @@ static void sparc_cpu_class_init(ObjectClass *oc, const void *data)\n #if defined(TARGET_SPARC64) && !defined(TARGET_ABI32)\n cc->gdb_core_xml_file = \"sparc64-cpu.xml\";\n #else\n- cc->gdb_num_core_regs = 72;\n+ cc->gdb_core_xml_file = \"sparc32-cpu.xml\";\n #endif\n cc->tcg_ops = &sparc_tcg_ops;\n }\ndiff --git a/target/sparc/gdbstub.c b/target/sparc/gdbstub.c\nindex b5b1494950a..ed52e521dcc 100644\n--- a/target/sparc/gdbstub.c\n+++ b/target/sparc/gdbstub.c\n@@ -43,7 +43,6 @@ int sparc_cpu_gdb_read_register(CPUState *cs, GByteArray *mem_buf, int n)\n return 0;\n }\n \n-__attribute__((unused))\n static int sparc_fpu_gdb_read_register(CPUState *cs, GByteArray *mem_buf, int n)\n {\n CPUSPARCState *env = cpu_env(cs);\n@@ -79,7 +78,6 @@ static int sparc_fpu_gdb_read_register(CPUState *cs, GByteArray *mem_buf, int n)\n return 0;\n }\n \n-__attribute__((unused))\n static int sparc_cp0_gdb_read_register(CPUState *cs, GByteArray *mem_buf, int n)\n {\n CPUSPARCState *env = cpu_env(cs);\n@@ -154,7 +152,6 @@ int sparc_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)\n #endif\n }\n \n-__attribute__((unused))\n static int sparc_fpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)\n {\n CPUSPARCState *env = cpu_env(cs);\n@@ -197,7 +194,6 @@ static int sparc_fpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)\n #endif\n }\n \n-__attribute__((unused))\n static int sparc_cp0_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)\n {\n CPUSPARCState *env = cpu_env(cs);\n@@ -271,7 +267,14 @@ static int sparc_cp0_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)\n void sparc_cpu_register_gdb_regs(CPUState *cs)\n {\n #if defined(TARGET_ABI32) || !defined(TARGET_SPARC64)\n- /* Not yet supported */\n+ gdb_register_coprocessor(cs, sparc_fpu_gdb_read_register,\n+ sparc_fpu_gdb_write_register,\n+ gdb_find_static_feature(\"sparc32-fpu.xml\"),\n+ 0);\n+ gdb_register_coprocessor(cs, sparc_cp0_gdb_read_register,\n+ sparc_cp0_gdb_write_register,\n+ gdb_find_static_feature(\"sparc32-cp0.xml\"),\n+ 0);\n #else\n gdb_register_coprocessor(cs, sparc_fpu_gdb_read_register,\n sparc_fpu_gdb_write_register,\ndiff --git a/gdb-xml/sparc32-cp0.xml b/gdb-xml/sparc32-cp0.xml\nnew file mode 100644\nindex 00000000000..eacd89cf3b5\n--- /dev/null\n+++ b/gdb-xml/sparc32-cp0.xml\n@@ -0,0 +1,18 @@\n+<?xml version=\"1.0\"?>\n+<!-- Copyright (C) 2013-2026 Free Software Foundation, Inc.\n+\n+ Copying and distribution of this file, with or without modification,\n+ are permitted in any medium without royalty provided the copyright\n+ notice and this notice are preserved. -->\n+\n+<!DOCTYPE feature SYSTEM \"gdb-target.dtd\">\n+<feature name=\"org.gnu.gdb.sparc.cp0\">\n+ <reg name=\"y\" bitsize=\"32\" type=\"uint32\" regnum=\"64\"/>\n+ <reg name=\"psr\" bitsize=\"32\" type=\"uint32\" regnum=\"65\"/>\n+ <reg name=\"wim\" bitsize=\"32\" type=\"uint32\" regnum=\"66\"/>\n+ <reg name=\"tbr\" bitsize=\"32\" type=\"uint32\" regnum=\"67\"/>\n+ <reg name=\"pc\" bitsize=\"32\" type=\"code_ptr\" regnum=\"68\"/>\n+ <reg name=\"npc\" bitsize=\"32\" type=\"code_ptr\" regnum=\"69\"/>\n+ <reg name=\"fsr\" bitsize=\"32\" type=\"uint32\" regnum=\"70\"/>\n+ <reg name=\"csr\" bitsize=\"32\" type=\"uint32\" regnum=\"71\"/>\n+</feature>\ndiff --git a/gdb-xml/sparc32-cpu.xml b/gdb-xml/sparc32-cpu.xml\nnew file mode 100644\nindex 00000000000..242295c886e\n--- /dev/null\n+++ b/gdb-xml/sparc32-cpu.xml\n@@ -0,0 +1,42 @@\n+<?xml version=\"1.0\"?>\n+<!-- Copyright (C) 2013-2026 Free Software Foundation, Inc.\n+\n+ Copying and distribution of this file, with or without modification,\n+ are permitted in any medium without royalty provided the copyright\n+ notice and this notice are preserved. -->\n+\n+<!DOCTYPE feature SYSTEM \"gdb-target.dtd\">\n+<feature name=\"org.gnu.gdb.sparc.cpu\">\n+ <reg name=\"g0\" bitsize=\"32\" type=\"uint32\" regnum=\"0\"/>\n+ <reg name=\"g1\" bitsize=\"32\" type=\"uint32\" regnum=\"1\"/>\n+ <reg name=\"g2\" bitsize=\"32\" type=\"uint32\" regnum=\"2\"/>\n+ <reg name=\"g3\" bitsize=\"32\" type=\"uint32\" regnum=\"3\"/>\n+ <reg name=\"g4\" bitsize=\"32\" type=\"uint32\" regnum=\"4\"/>\n+ <reg name=\"g5\" bitsize=\"32\" type=\"uint32\" regnum=\"5\"/>\n+ <reg name=\"g6\" bitsize=\"32\" type=\"uint32\" regnum=\"6\"/>\n+ <reg name=\"g7\" bitsize=\"32\" type=\"uint32\" regnum=\"7\"/>\n+ <reg name=\"o0\" bitsize=\"32\" type=\"uint32\" regnum=\"8\"/>\n+ <reg name=\"o1\" bitsize=\"32\" type=\"uint32\" regnum=\"9\"/>\n+ <reg name=\"o2\" bitsize=\"32\" type=\"uint32\" regnum=\"10\"/>\n+ <reg name=\"o3\" bitsize=\"32\" type=\"uint32\" regnum=\"11\"/>\n+ <reg name=\"o4\" bitsize=\"32\" type=\"uint32\" regnum=\"12\"/>\n+ <reg name=\"o5\" bitsize=\"32\" type=\"uint32\" regnum=\"13\"/>\n+ <reg name=\"sp\" bitsize=\"32\" type=\"uint32\" regnum=\"14\"/>\n+ <reg name=\"o7\" bitsize=\"32\" type=\"uint32\" regnum=\"15\"/>\n+ <reg name=\"l0\" bitsize=\"32\" type=\"uint32\" regnum=\"16\"/>\n+ <reg name=\"l1\" bitsize=\"32\" type=\"uint32\" regnum=\"17\"/>\n+ <reg name=\"l2\" bitsize=\"32\" type=\"uint32\" regnum=\"18\"/>\n+ <reg name=\"l3\" bitsize=\"32\" type=\"uint32\" regnum=\"19\"/>\n+ <reg name=\"l4\" bitsize=\"32\" type=\"uint32\" regnum=\"20\"/>\n+ <reg name=\"l5\" bitsize=\"32\" type=\"uint32\" regnum=\"21\"/>\n+ <reg name=\"l6\" bitsize=\"32\" type=\"uint32\" regnum=\"22\"/>\n+ <reg name=\"l7\" bitsize=\"32\" type=\"uint32\" regnum=\"23\"/>\n+ <reg name=\"i0\" bitsize=\"32\" type=\"uint32\" regnum=\"24\"/>\n+ <reg name=\"i1\" bitsize=\"32\" type=\"uint32\" regnum=\"25\"/>\n+ <reg name=\"i2\" bitsize=\"32\" type=\"uint32\" regnum=\"26\"/>\n+ <reg name=\"i3\" bitsize=\"32\" type=\"uint32\" regnum=\"27\"/>\n+ <reg name=\"i4\" bitsize=\"32\" type=\"uint32\" regnum=\"28\"/>\n+ <reg name=\"i5\" bitsize=\"32\" type=\"uint32\" regnum=\"29\"/>\n+ <reg name=\"fp\" bitsize=\"32\" type=\"uint32\" regnum=\"30\"/>\n+ <reg name=\"i7\" bitsize=\"32\" type=\"uint32\" regnum=\"31\"/>\n+</feature>\ndiff --git a/gdb-xml/sparc32-fpu.xml b/gdb-xml/sparc32-fpu.xml\nnew file mode 100644\nindex 00000000000..38217ca7a92\n--- /dev/null\n+++ b/gdb-xml/sparc32-fpu.xml\n@@ -0,0 +1,42 @@\n+<?xml version=\"1.0\"?>\n+<!-- Copyright (C) 2013-2026 Free Software Foundation, Inc.\n+\n+ Copying and distribution of this file, with or without modification,\n+ are permitted in any medium without royalty provided the copyright\n+ notice and this notice are preserved. -->\n+\n+<!DOCTYPE feature SYSTEM \"gdb-target.dtd\">\n+<feature name=\"org.gnu.gdb.sparc.fpu\">\n+ <reg name=\"f0\" bitsize=\"32\" type=\"ieee_single\" regnum=\"32\"/>\n+ <reg name=\"f1\" bitsize=\"32\" type=\"ieee_single\" regnum=\"33\"/>\n+ <reg name=\"f2\" bitsize=\"32\" type=\"ieee_single\" regnum=\"34\"/>\n+ <reg name=\"f3\" bitsize=\"32\" type=\"ieee_single\" regnum=\"35\"/>\n+ <reg name=\"f4\" bitsize=\"32\" type=\"ieee_single\" regnum=\"36\"/>\n+ <reg name=\"f5\" bitsize=\"32\" type=\"ieee_single\" regnum=\"37\"/>\n+ <reg name=\"f6\" bitsize=\"32\" type=\"ieee_single\" regnum=\"38\"/>\n+ <reg name=\"f7\" bitsize=\"32\" type=\"ieee_single\" regnum=\"39\"/>\n+ <reg name=\"f8\" bitsize=\"32\" type=\"ieee_single\" regnum=\"40\"/>\n+ <reg name=\"f9\" bitsize=\"32\" type=\"ieee_single\" regnum=\"41\"/>\n+ <reg name=\"f10\" bitsize=\"32\" type=\"ieee_single\" regnum=\"42\"/>\n+ <reg name=\"f11\" bitsize=\"32\" type=\"ieee_single\" regnum=\"43\"/>\n+ <reg name=\"f12\" bitsize=\"32\" type=\"ieee_single\" regnum=\"44\"/>\n+ <reg name=\"f13\" bitsize=\"32\" type=\"ieee_single\" regnum=\"45\"/>\n+ <reg name=\"f14\" bitsize=\"32\" type=\"ieee_single\" regnum=\"46\"/>\n+ <reg name=\"f15\" bitsize=\"32\" type=\"ieee_single\" regnum=\"47\"/>\n+ <reg name=\"f16\" bitsize=\"32\" type=\"ieee_single\" regnum=\"48\"/>\n+ <reg name=\"f17\" bitsize=\"32\" type=\"ieee_single\" regnum=\"49\"/>\n+ <reg name=\"f18\" bitsize=\"32\" type=\"ieee_single\" regnum=\"50\"/>\n+ <reg name=\"f19\" bitsize=\"32\" type=\"ieee_single\" regnum=\"51\"/>\n+ <reg name=\"f20\" bitsize=\"32\" type=\"ieee_single\" regnum=\"52\"/>\n+ <reg name=\"f21\" bitsize=\"32\" type=\"ieee_single\" regnum=\"53\"/>\n+ <reg name=\"f22\" bitsize=\"32\" type=\"ieee_single\" regnum=\"54\"/>\n+ <reg name=\"f23\" bitsize=\"32\" type=\"ieee_single\" regnum=\"55\"/>\n+ <reg name=\"f24\" bitsize=\"32\" type=\"ieee_single\" regnum=\"56\"/>\n+ <reg name=\"f25\" bitsize=\"32\" type=\"ieee_single\" regnum=\"57\"/>\n+ <reg name=\"f26\" bitsize=\"32\" type=\"ieee_single\" regnum=\"58\"/>\n+ <reg name=\"f27\" bitsize=\"32\" type=\"ieee_single\" regnum=\"59\"/>\n+ <reg name=\"f28\" bitsize=\"32\" type=\"ieee_single\" regnum=\"60\"/>\n+ <reg name=\"f29\" bitsize=\"32\" type=\"ieee_single\" regnum=\"61\"/>\n+ <reg name=\"f30\" bitsize=\"32\" type=\"ieee_single\" regnum=\"62\"/>\n+ <reg name=\"f31\" bitsize=\"32\" type=\"ieee_single\" regnum=\"63\"/>\n+</feature>\n", "prefixes": [ "v2", "15/50" ] }