Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.0/patches/2197804/?format=api
{ "id": 2197804, "url": "http://patchwork.ozlabs.org/api/1.0/patches/2197804/?format=api", "project": { "id": 21, "url": "http://patchwork.ozlabs.org/api/1.0/projects/21/?format=api", "name": "Linux Tegra Development", "link_name": "linux-tegra", "list_id": "linux-tegra.vger.kernel.org", "list_email": "linux-tegra@vger.kernel.org", "web_url": null, "scm_url": null, "webscm_url": null }, "msgid": "<20260218145809.1622856-3-bwicaksono@nvidia.com>", "date": "2026-02-18T14:58:03", "name": "[v2,2/8] perf/arm_cspmu: nvidia: Add Tegra410 UCF PMU", "commit_ref": null, "pull_url": null, "state": "handled-elsewhere", "archived": false, "hash": "462d17170ade661640123208efe35e7eb89bdd9b", "submitter": { "id": 83903, "url": "http://patchwork.ozlabs.org/api/1.0/people/83903/?format=api", "name": "Besar Wicaksono", "email": "bwicaksono@nvidia.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-tegra/patch/20260218145809.1622856-3-bwicaksono@nvidia.com/mbox/", "series": [ { "id": 492565, "url": "http://patchwork.ozlabs.org/api/1.0/series/492565/?format=api", "date": "2026-02-18T14:58:01", "name": "perf: add NVIDIA Tegra410 Uncore PMU support", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/492565/mbox/" } ], "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2197804/checks/", "tags": {}, "headers": { "Return-Path": "\n <linux-tegra+bounces-12054-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-tegra@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=tW6GbPV4;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-tegra+bounces-12054-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"tW6GbPV4\"", "smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.193.50", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com", "smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com" ], "Received": [ "from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fGKRS0ksPz1xpl\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 19 Feb 2026 01:59:32 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 4832E30398B0\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 18 Feb 2026 14:58:58 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 2E9EC33EB11;\n\tWed, 18 Feb 2026 14:58:58 +0000 (UTC)", "from CH1PR05CU001.outbound.protection.outlook.com\n (mail-northcentralusazon11010050.outbound.protection.outlook.com\n [52.101.193.50])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 6168633EB0D;\n\tWed, 18 Feb 2026 14:58:56 +0000 (UTC)", "from BL1P221CA0025.NAMP221.PROD.OUTLOOK.COM (2603:10b6:208:2c5::13)\n by DS2PR12MB9797.namprd12.prod.outlook.com (2603:10b6:8:2ba::9) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9632.15; Wed, 18 Feb\n 2026 14:58:49 +0000", "from BL02EPF0001A101.namprd05.prod.outlook.com\n (2603:10b6:208:2c5:cafe::af) by BL1P221CA0025.outlook.office365.com\n (2603:10b6:208:2c5::13) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9632.13 via Frontend Transport; Wed,\n 18 Feb 2026 14:58:45 +0000", "from mail.nvidia.com (216.228.117.160) by\n BL02EPF0001A101.mail.protection.outlook.com (10.167.241.132) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9632.12 via Frontend Transport; Wed, 18 Feb 2026 14:58:48 +0000", "from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Wed, 18 Feb\n 2026 06:58:30 -0800", "from rnnvmail201.nvidia.com (10.129.68.8) by rnnvmail204.nvidia.com\n (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Wed, 18 Feb\n 2026 06:58:30 -0800", "from build-bwicaksono-noble-20251018.internal (10.127.8.11) by\n mail.nvidia.com (10.129.68.8) with Microsoft SMTP Server id 15.2.2562.20 via\n Frontend Transport; Wed, 18 Feb 2026 06:58:28 -0800" ], "ARC-Seal": [ "i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1771426738; cv=fail;\n b=M0aBCNM7YuxKg4EQDRNCIpfffly9wBsUVdApeB6RnIQ9v6CRD56ZZ0mpWjCpa+yibmzd/sBiBYwh7cV/YF74UyKGsNozd7+M4K766ssF9NsGxfFrNgqSIc/LNzrCI2+ueXKQRm/ZLjinG6uCJ9JkY2Vbm+c7Jr6lwBblJd5Wx3k=", "i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=JjfIq+zol+m5A0QyqB/q22vAVsl3C1cYx7lHdO5wIai9OoqWm6RR8CIi3vbVeTqxKfyWtkj9klbTVVSyUzgZr+Rn2ikVZNdMJhiDKkXcs2/NMsGnxxIgi7pZ4yDlPL2tLL4zVf2A0Eb95uHMKX1aK1Qt70AOEpnlcAXaSwQuaNmBN8HbYK6NLLca3neaKWbF/56JX2cdlJgd2j5BkfW0+7VrDD41OvRmmtP79g4i8M56LKZJezFnt+MdOpypi4yN0QZRI7khKqSPcFtm9otsoSwi+MUGSjJe1+WIGZ2VamUeUA7mcW5Z1Mas+oUxYofbWg4LeUVfLdxmmjfvmU6Z8w==" ], "ARC-Message-Signature": [ "i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1771426738; c=relaxed/simple;\n\tbh=FJ36Xu1sTtSbU05xxF6jH2A5/XYeydCmoGHqkdtyN1E=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=uMl+aFLgt7Kl16/emsxw9hEfv7YzKFlwIgTffIJxCoIJKsE1nEAf75mrA0FJJ7fyN/d3U3YO1OncfJDVUE++iLId+CX3DEqXtjmt1HKic9Ro3jHFl/6qkmJwmeGLBz81ERkRYgvPWTg7BNHRrucHOjNBCC+xJaoXZImq2z0WjXk=", "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=nN+8Gawo9+gis169ANTFM37ZRz/LSsce878VlTurD3I=;\n b=X7pc5CnRUNE7GY4pA8RFD4VZblVum1r0ECvPrHf9SH56d09uqYbzLJAoGSvAnOthtUnDKVW/wbe1JTD9YrkArxTSheH/F+RFk258qYsftkR2Muq2qyvsPeL7PZv8A7O+dFO+IBh//g6QhnrakLV3/Lg12Ov9ST5Opmyms6MQPzNqSFIVV6QzIHaYyCimVGr7WRkD8ekA0RS6oxHy9ZNf3ymno63njtTvnyG/lQ+kOMW81ZgMGffEJaQXDTrq7KpaRml4tXnaiCWRB2io+o1YUV45HaX7SHTMc9lhweSYIGGqQjq2G2bNZii0zYqWWB82+nGV8z7VPV3WScQHfrRUlQ==" ], "ARC-Authentication-Results": [ "i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=tW6GbPV4; arc=fail smtp.client-ip=52.101.193.50", "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=nN+8Gawo9+gis169ANTFM37ZRz/LSsce878VlTurD3I=;\n b=tW6GbPV4NvryXiY6EoPGmNohNwOMKg0O/qnLJhLtkolyTy5QFycyx24pUG5zuEKeoIuW5cqslJMq8+5yqCKx6FSr2PenPDc6J8SwcpESTqQCRuVSnXv82UfT4oFRbI+Hx7kxI4rKWCm34eLMmOD4wP9nJXGp0chjbPv4pnrve4419V0MQuFU0hLHtPSaX3pEP8L7FDSsuTmGYEdlmFDJsrOxms0JHGF5R+jA6hNMZuYnbBqUBpI8Mdnsy30Gt0ttcjBvQm5z66wS/qHR8wIxI3Nq2w6ZvzT9MugU8AyEE1twt36c4WeUT4pClRTAVJITZ7adISxhFNmIOzfvgsMVoA==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C", "From": "Besar Wicaksono <bwicaksono@nvidia.com>", "To": "<will@kernel.org>, <suzuki.poulose@arm.com>, <robin.murphy@arm.com>,\n\t<ilkka@os.amperecomputing.com>", "CC": "<linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>,\n\t<linux-tegra@vger.kernel.org>, <mark.rutland@arm.com>, <treding@nvidia.com>,\n\t<jonathanh@nvidia.com>, <vsethi@nvidia.com>, <rwiley@nvidia.com>,\n\t<sdonthineni@nvidia.com>, <skelley@nvidia.com>, <ywan@nvidia.com>,\n\t<mochs@nvidia.com>, <nirmoyd@nvidia.com>, Besar Wicaksono\n\t<bwicaksono@nvidia.com>", "Subject": "[PATCH v2 2/8] perf/arm_cspmu: nvidia: Add Tegra410 UCF PMU", "Date": "Wed, 18 Feb 2026 14:58:03 +0000", "Message-ID": "<20260218145809.1622856-3-bwicaksono@nvidia.com>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<20260218145809.1622856-1-bwicaksono@nvidia.com>", "References": "<20260218145809.1622856-1-bwicaksono@nvidia.com>", "Precedence": "bulk", "X-Mailing-List": "linux-tegra@vger.kernel.org", "List-Id": "<linux-tegra.vger.kernel.org>", "List-Subscribe": "<mailto:linux-tegra+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-tegra+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-NV-OnPremToCloud": "ExternallySecured", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "BL02EPF0001A101:EE_|DS2PR12MB9797:EE_", "X-MS-Office365-Filtering-Correlation-Id": "6f45d962-a7a1-4a5a-38cc-08de6efe390c", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "\n\tBCL:0;ARA:13230040|82310400026|36860700013|376014|1800799024;", "X-Microsoft-Antispam-Message-Info": "\n tT9OzFeaqqzq7L4nJUSFkiGjtAGmzy89H1S4OXSWgMRBIURFSpoVg1uGYURfP2aV5g9yPeqPVG5lZZ0354UUD+rMHoav29MNqzEvnnTWZ+gF0n9Z8mMyUg1QdHvHrUFtXSXgkrPJPoqh9JIuMg2F+tpmT9rupw8IF6/MYW2L+0KduaznIJIFp2hJ5yMgTw6ZIyVcWG0tUcFC8dYx6JImlX7iogdlP68ZqiqLk4LKbV/eat+KKTrLTpjnlnctXFfkWCcPMUWv2r/jYRXPbByGVq/x5rN2ZjPlSfq3GPX/CyeQk+VhuBmfuhIap4yZTzq4y22niKfWgXO7dCI+NQM/ankRgh1Xkri/UPbloNsxwfWrBEZyZ5OayURUjAhTvcaNREfugetw5e8UPS0l0cR/K6L4iHB8aLQveaXEulSMGVvEXW8sRWeu7MF5PAehCnq5uPAK63AW6gk/77oyyEIwA0UCPMF+i0ztj7UlxFlEAlQawTT1ifFr+sew3b1l3aI6oQMKeHqsWdLsFn+R/I9BuPaPBLVOCBnaKwJP2InbY0shxFVXkIy/OZ45dhjfPXrbPk4VAGHQ6QN6Y6u8o+AeDooFAiuC9bn4Dt/MrvmJN5mO7D/c3ewDFgWwwT90huoqAv/Nq6woK2jpBr9ar8rPp8RPn+pwJkAmIHmphYpduh9jZZ2pmdvyQCjOhuu+tqGThIJTnF7OiICW8IFScwrSDUmqfe/zTFcktxTWAVGvW6qNY5HrMPhfLx75Te7zAmEKlFw1XyKLHpRfHj3GqufUChwNcmQAmEE3nhFY++Hq38oNuylB5VO/TgOyeK2xtoZSpb7aNazBu9euFwRUCcNJ6YNeecQ2KWHTUboHnFWd7S7jz7oZwv/+vFCjYPKaWrHWOpX2mK9jCHO1KX4lBKThHzBwxu0EqfJbP5qjqjQAwIgvEaCX6ulSIu4Wm/YSJJQv6ECXWFsj4UdlNiKaeeKWg3FboF8lbtR9/fJPqWLtOOnmLdZcUCEaQd1ggip3JL8rr9Xat+eYEX3apDLNgivWPrSLGOJ87M+RHRRPuppNFi60aPHSJDj94gIm6ymR2eZ/KLeyxU0VA/7W41P3JR+AP5lU3rIZkaDvAsMaZUXBEMQdoJcwZuqciWZ9BTFqsgESjGQvD6Mlp1GDeBvUR5mc/lImq6UlaRBMRbs+PYUujVUKwx1hoG8QcwgotG59JeghfWA4iNsPkwDvuz1pIpG9vUhB9/u7TcPNSGl7OUYJO0/y6CsZyZKDgRkhNBKWs1DOOZ3w+XJ255vBNVcc5ZDK+rpEJ2v95pybV34giGzYlKWuG2cepvhg9B0UdN3Yip2cT1/7zbjuECK3XwuieOArJm38KGbtEVExcVxvzQDENDcTmKICDt78ls20z3AKmQKgTvunsFo2TiBABnAoDrmKUO2QiBc2+P1VwynOryvpBcuGAhvv2n+5Kq619KDVAf/EC8Ecg9CmRgVVI2FMQaq4k9VM0hoXhUN3xn3EXYXoGBPlNudEXBDvHDUurgbs6edEwj1g1YC5GwzLlFIM9dmT//TaSGWMbQ9gGCkJIPgRv5B2qI6w7BK5W4tcW/8PVlSRNEl9TIEEZKqALgxCJ/c8Ca2YIYsBbeIXEYORdASd8ywgWJEG3KM6FeN5CXDxiAQhuDYEkqVg1mNcofnrcJc/xg==", "X-Forefront-Antispam-Report": "\n\tCIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(36860700013)(376014)(1800799024);DIR:OUT;SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n\tGFeO9+XE+Gi1szSpUDt5WUG3FeLmZd3nRFBWtF5n2sjl3Eq7zg5QCbOfGy3j4oZX+WorGlvWWFKKgvJaQCZXo52E4T+StPJRT0m5nRKU1pmyoKbr9esU4hdzfvECEmltl6HDrwq1GE12kjfbw87naODsAuDjiUUWiLxQ+W499rlnHt1UtqFMH3B3/cq5giOwYgzlroLhAac10WCXKhKbLKL0ygRJCd5EEqFWOtDEzpqWUPGXB3ORau8UAKo5t9UfHu6lyjtX/KC5bfS41+GbHzTjDxiv3/dE6f0Cvk6UiKZGvvMukJst37TyhlVeIJkXRHl/QcB7X48MeDv/M4g3XxyQXquU166TAgx9GDTsRUAq8yhNrbM/pDta+t9aGIwCCxrI1PXd6Qm0wHm5MQasC3qtsFlazOMOI8HG/nYYFu1KU2AI+tHWxsdKgO+YdZWe", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "18 Feb 2026 14:58:48.9217\n (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 6f45d962-a7a1-4a5a-38cc-08de6efe390c", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n\tBL02EPF0001A101.namprd05.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DS2PR12MB9797" }, "content": "The Unified Coherence Fabric (UCF) contains last level cache\nand cache coherent interconnect in Tegra410 SOC. The PMU in\nthis device can be used to capture events related to access\nto the last level cache and memory from different sources.\n\nReviewed-by: Ilkka Koskinen <ilkka@os.amperecomputing.com>\nSigned-off-by: Besar Wicaksono <bwicaksono@nvidia.com>\n---\n Documentation/admin-guide/perf/index.rst | 1 +\n .../admin-guide/perf/nvidia-tegra410-pmu.rst | 106 ++++++++++++++++++\n drivers/perf/arm_cspmu/nvidia_cspmu.c | 90 ++++++++++++++-\n 3 files changed, 196 insertions(+), 1 deletion(-)\n create mode 100644 Documentation/admin-guide/perf/nvidia-tegra410-pmu.rst", "diff": "diff --git a/Documentation/admin-guide/perf/index.rst b/Documentation/admin-guide/perf/index.rst\nindex c407bb44b08e..aa12708ddb96 100644\n--- a/Documentation/admin-guide/perf/index.rst\n+++ b/Documentation/admin-guide/perf/index.rst\n@@ -25,6 +25,7 @@ Performance monitor support\n alibaba_pmu\n dwc_pcie_pmu\n nvidia-tegra241-pmu\n+ nvidia-tegra410-pmu\n meson-ddr-pmu\n cxl\n ampere_cspmu\ndiff --git a/Documentation/admin-guide/perf/nvidia-tegra410-pmu.rst b/Documentation/admin-guide/perf/nvidia-tegra410-pmu.rst\nnew file mode 100644\nindex 000000000000..7b7ba5700ca1\n--- /dev/null\n+++ b/Documentation/admin-guide/perf/nvidia-tegra410-pmu.rst\n@@ -0,0 +1,106 @@\n+=====================================================================\n+NVIDIA Tegra410 SoC Uncore Performance Monitoring Unit (PMU)\n+=====================================================================\n+\n+The NVIDIA Tegra410 SoC includes various system PMUs to measure key performance\n+metrics like memory bandwidth, latency, and utilization:\n+\n+* Unified Coherence Fabric (UCF)\n+\n+PMU Driver\n+----------\n+\n+The PMU driver describes the available events and configuration of each PMU in\n+sysfs. Please see the sections below to get the sysfs path of each PMU. Like\n+other uncore PMU drivers, the driver provides \"cpumask\" sysfs attribute to show\n+the CPU id used to handle the PMU event. There is also \"associated_cpus\"\n+sysfs attribute, which contains a list of CPUs associated with the PMU instance.\n+\n+UCF PMU\n+-------\n+\n+The Unified Coherence Fabric (UCF) in the NVIDIA Tegra410 SoC serves as a\n+distributed cache, last level for CPU Memory and CXL Memory, and cache coherent\n+interconnect that supports hardware coherence across multiple coherently caching\n+agents, including:\n+\n+ * CPU clusters\n+ * GPU\n+ * PCIe Ordering Controller Unit (OCU)\n+ * Other IO-coherent requesters\n+\n+The events and configuration options of this PMU device are described in sysfs,\n+see /sys/bus/event_source/devices/nvidia_ucf_pmu_<socket-id>.\n+\n+Some of the events available in this PMU can be used to measure bandwidth and\n+utilization:\n+\n+ * slc_access_rd: count the number of read requests to SLC.\n+ * slc_access_wr: count the number of write requests to SLC.\n+ * slc_bytes_rd: count the number of bytes transferred by slc_access_rd.\n+ * slc_bytes_wr: count the number of bytes transferred by slc_access_wr.\n+ * mem_access_rd: count the number of read requests to local or remote memory.\n+ * mem_access_wr: count the number of write requests to local or remote memory.\n+ * mem_bytes_rd: count the number of bytes transferred by mem_access_rd.\n+ * mem_bytes_wr: count the number of bytes transferred by mem_access_wr.\n+ * cycles: counts the UCF cycles.\n+\n+The average bandwidth is calculated as::\n+\n+ AVG_SLC_READ_BANDWIDTH_IN_GBPS = SLC_BYTES_RD / ELAPSED_TIME_IN_NS\n+ AVG_SLC_WRITE_BANDWIDTH_IN_GBPS = SLC_BYTES_WR / ELAPSED_TIME_IN_NS\n+ AVG_MEM_READ_BANDWIDTH_IN_GBPS = MEM_BYTES_RD / ELAPSED_TIME_IN_NS\n+ AVG_MEM_WRITE_BANDWIDTH_IN_GBPS = MEM_BYTES_WR / ELAPSED_TIME_IN_NS\n+\n+The average request rate is calculated as::\n+\n+ AVG_SLC_READ_REQUEST_RATE = SLC_ACCESS_RD / CYCLES\n+ AVG_SLC_WRITE_REQUEST_RATE = SLC_ACCESS_WR / CYCLES\n+ AVG_MEM_READ_REQUEST_RATE = MEM_ACCESS_RD / CYCLES\n+ AVG_MEM_WRITE_REQUEST_RATE = MEM_ACCESS_WR / CYCLES\n+\n+More details about what other events are available can be found in Tegra410 SoC\n+technical reference manual.\n+\n+The events can be filtered based on source or destination. The source filter\n+indicates the traffic initiator to the SLC, e.g local CPU, non-CPU device, or\n+remote socket. The destination filter specifies the destination memory type,\n+e.g. local system memory (CMEM), local GPU memory (GMEM), or remote memory. The\n+local/remote classification of the destination filter is based on the home\n+socket of the address, not where the data actually resides. The available\n+filters are described in\n+/sys/bus/event_source/devices/nvidia_ucf_pmu_<socket-id>/format/.\n+\n+The list of UCF PMU event filters:\n+\n+* Source filter:\n+\n+ * src_loc_cpu: if set, count events from local CPU\n+ * src_loc_noncpu: if set, count events from local non-CPU device\n+ * src_rem: if set, count events from CPU, GPU, PCIE devices of remote socket\n+\n+* Destination filter:\n+\n+ * dst_loc_cmem: if set, count events to local system memory (CMEM) address\n+ * dst_loc_gmem: if set, count events to local GPU memory (GMEM) address\n+ * dst_loc_other: if set, count events to local CXL memory address\n+ * dst_rem: if set, count events to CPU, GPU, and CXL memory address of remote socket\n+\n+If the source is not specified, the PMU will count events from all sources. If\n+the destination is not specified, the PMU will count events to all destinations.\n+\n+Example usage:\n+\n+* Count event id 0x0 in socket 0 from all sources and to all destinations::\n+\n+ perf stat -a -e nvidia_ucf_pmu_0/event=0x0/\n+\n+* Count event id 0x0 in socket 0 with source filter = local CPU and destination\n+ filter = local system memory (CMEM)::\n+\n+ perf stat -a -e nvidia_ucf_pmu_0/event=0x0,src_loc_cpu=0x1,dst_loc_cmem=0x1/\n+\n+* Count event id 0x0 in socket 1 with source filter = local non-CPU device and\n+ destination filter = remote memory::\n+\n+ perf stat -a -e nvidia_ucf_pmu_1/event=0x0,src_loc_noncpu=0x1,dst_rem=0x1/\ndiff --git a/drivers/perf/arm_cspmu/nvidia_cspmu.c b/drivers/perf/arm_cspmu/nvidia_cspmu.c\nindex e06a06d3407b..c67667097a3c 100644\n--- a/drivers/perf/arm_cspmu/nvidia_cspmu.c\n+++ b/drivers/perf/arm_cspmu/nvidia_cspmu.c\n@@ -1,6 +1,6 @@\n // SPDX-License-Identifier: GPL-2.0\n /*\n- * Copyright (c) 2022-2023, NVIDIA CORPORATION & AFFILIATES. All rights reserved.\n+ * Copyright (c) 2022-2026, NVIDIA CORPORATION & AFFILIATES. All rights reserved.\n *\n */\n \n@@ -21,6 +21,13 @@\n #define NV_CNVL_PORT_COUNT 4ULL\n #define NV_CNVL_FILTER_ID_MASK GENMASK_ULL(NV_CNVL_PORT_COUNT - 1, 0)\n \n+#define NV_UCF_SRC_COUNT 3ULL\n+#define NV_UCF_DST_COUNT 4ULL\n+#define NV_UCF_FILTER_ID_MASK GENMASK_ULL(11, 0)\n+#define NV_UCF_FILTER_SRC GENMASK_ULL(2, 0)\n+#define NV_UCF_FILTER_DST GENMASK_ULL(11, 8)\n+#define NV_UCF_FILTER_DEFAULT (NV_UCF_FILTER_SRC | NV_UCF_FILTER_DST)\n+\n #define NV_GENERIC_FILTER_ID_MASK GENMASK_ULL(31, 0)\n \n #define NV_PRODID_MASK\t(PMIIDR_PRODUCTID | PMIIDR_VARIANT | PMIIDR_REVISION)\n@@ -124,6 +131,37 @@ static struct attribute *mcf_pmu_event_attrs[] = {\n \tNULL,\n };\n \n+static struct attribute *ucf_pmu_event_attrs[] = {\n+\tARM_CSPMU_EVENT_ATTR(bus_cycles, 0x1D),\n+\n+\tARM_CSPMU_EVENT_ATTR(slc_allocate, 0xF0),\n+\tARM_CSPMU_EVENT_ATTR(slc_wb, 0xF3),\n+\tARM_CSPMU_EVENT_ATTR(slc_refill_rd, 0x109),\n+\tARM_CSPMU_EVENT_ATTR(slc_refill_wr, 0x10A),\n+\tARM_CSPMU_EVENT_ATTR(slc_hit_rd, 0x119),\n+\n+\tARM_CSPMU_EVENT_ATTR(slc_access_dataless, 0x183),\n+\tARM_CSPMU_EVENT_ATTR(slc_access_atomic, 0x184),\n+\n+\tARM_CSPMU_EVENT_ATTR(slc_access, 0xF2),\n+\tARM_CSPMU_EVENT_ATTR(slc_access_rd, 0x111),\n+\tARM_CSPMU_EVENT_ATTR(slc_access_wr, 0x112),\n+\tARM_CSPMU_EVENT_ATTR(slc_bytes_rd, 0x113),\n+\tARM_CSPMU_EVENT_ATTR(slc_bytes_wr, 0x114),\n+\n+\tARM_CSPMU_EVENT_ATTR(mem_access_rd, 0x121),\n+\tARM_CSPMU_EVENT_ATTR(mem_access_wr, 0x122),\n+\tARM_CSPMU_EVENT_ATTR(mem_bytes_rd, 0x123),\n+\tARM_CSPMU_EVENT_ATTR(mem_bytes_wr, 0x124),\n+\n+\tARM_CSPMU_EVENT_ATTR(local_snoop, 0x180),\n+\tARM_CSPMU_EVENT_ATTR(ext_snp_access, 0x181),\n+\tARM_CSPMU_EVENT_ATTR(ext_snp_evict, 0x182),\n+\n+\tARM_CSPMU_EVENT_ATTR(cycles, ARM_CSPMU_EVT_CYCLES_DEFAULT),\n+\tNULL,\n+};\n+\n static struct attribute *generic_pmu_event_attrs[] = {\n \tARM_CSPMU_EVENT_ATTR(cycles, ARM_CSPMU_EVT_CYCLES_DEFAULT),\n \tNULL,\n@@ -152,6 +190,18 @@ static struct attribute *cnvlink_pmu_format_attrs[] = {\n \tNULL,\n };\n \n+static struct attribute *ucf_pmu_format_attrs[] = {\n+\tARM_CSPMU_FORMAT_EVENT_ATTR,\n+\tARM_CSPMU_FORMAT_ATTR(src_loc_noncpu, \"config1:0\"),\n+\tARM_CSPMU_FORMAT_ATTR(src_loc_cpu, \"config1:1\"),\n+\tARM_CSPMU_FORMAT_ATTR(src_rem, \"config1:2\"),\n+\tARM_CSPMU_FORMAT_ATTR(dst_loc_cmem, \"config1:8\"),\n+\tARM_CSPMU_FORMAT_ATTR(dst_loc_gmem, \"config1:9\"),\n+\tARM_CSPMU_FORMAT_ATTR(dst_loc_other, \"config1:10\"),\n+\tARM_CSPMU_FORMAT_ATTR(dst_rem, \"config1:11\"),\n+\tNULL,\n+};\n+\n static struct attribute *generic_pmu_format_attrs[] = {\n \tARM_CSPMU_FORMAT_EVENT_ATTR,\n \tARM_CSPMU_FORMAT_FILTER_ATTR,\n@@ -236,6 +286,27 @@ static void nv_cspmu_set_cc_filter(struct arm_cspmu *cspmu,\n \twritel(filter, cspmu->base0 + PMCCFILTR);\n }\n \n+static u32 ucf_pmu_event_filter(const struct perf_event *event)\n+{\n+\tu32 ret, filter, src, dst;\n+\n+\tfilter = nv_cspmu_event_filter(event);\n+\n+\t/* Monitor all sources if none is selected. */\n+\tsrc = FIELD_GET(NV_UCF_FILTER_SRC, filter);\n+\tif (src == 0)\n+\t\tsrc = GENMASK_ULL(NV_UCF_SRC_COUNT - 1, 0);\n+\n+\t/* Monitor all destinations if none is selected. */\n+\tdst = FIELD_GET(NV_UCF_FILTER_DST, filter);\n+\tif (dst == 0)\n+\t\tdst = GENMASK_ULL(NV_UCF_DST_COUNT - 1, 0);\n+\n+\tret = FIELD_PREP(NV_UCF_FILTER_SRC, src);\n+\tret |= FIELD_PREP(NV_UCF_FILTER_DST, dst);\n+\n+\treturn ret;\n+}\n \n enum nv_cspmu_name_fmt {\n \tNAME_FMT_GENERIC,\n@@ -342,6 +413,23 @@ static const struct nv_cspmu_match nv_cspmu_match[] = {\n \t\t.init_data = NULL\n \t },\n \t},\n+\t{\n+\t .prodid = 0x2CF20000,\n+\t .prodid_mask = NV_PRODID_MASK,\n+\t .name_pattern = \"nvidia_ucf_pmu_%u\",\n+\t .name_fmt = NAME_FMT_SOCKET,\n+\t .template_ctx = {\n+\t\t.event_attr = ucf_pmu_event_attrs,\n+\t\t.format_attr = ucf_pmu_format_attrs,\n+\t\t.filter_mask = NV_UCF_FILTER_ID_MASK,\n+\t\t.filter_default_val = NV_UCF_FILTER_DEFAULT,\n+\t\t.filter2_mask = 0x0,\n+\t\t.filter2_default_val = 0x0,\n+\t\t.get_filter = ucf_pmu_event_filter,\n+\t\t.get_filter2 = NULL,\n+\t\t.init_data = NULL\n+\t },\n+\t},\n \t{\n \t .prodid = 0,\n \t .prodid_mask = 0,\n", "prefixes": [ "v2", "2/8" ] }