Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.0/patches/2197490/?format=api
{ "id": 2197490, "url": "http://patchwork.ozlabs.org/api/1.0/patches/2197490/?format=api", "project": { "id": 18, "url": "http://patchwork.ozlabs.org/api/1.0/projects/18/?format=api", "name": "U-Boot", "link_name": "uboot", "list_id": "u-boot.lists.denx.de", "list_email": "u-boot@lists.denx.de", "web_url": null, "scm_url": null, "webscm_url": null }, "msgid": "<20260217-mtk-mt8189-clocks-v2-4-cd381cd05251@baylibre.com>", "date": "2026-02-17T23:30:11", "name": "[v2,4/7] clk: mediatek: add CLK_PARENT_EXT", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": false, "hash": "6043ecae9a3db6c1d19446b7b29a17ee2c8117a1", "submitter": { "id": 87228, "url": "http://patchwork.ozlabs.org/api/1.0/people/87228/?format=api", "name": "David Lechner", "email": "dlechner@baylibre.com" }, "delegate": { "id": 3651, "url": "http://patchwork.ozlabs.org/api/1.0/users/3651/?format=api", "username": "trini", "first_name": "Tom", "last_name": "Rini", "email": "trini@ti.com" }, "mbox": "http://patchwork.ozlabs.org/project/uboot/patch/20260217-mtk-mt8189-clocks-v2-4-cd381cd05251@baylibre.com/mbox/", "series": [ { "id": 492497, "url": "http://patchwork.ozlabs.org/api/1.0/series/492497/?format=api", "date": "2026-02-17T23:30:08", "name": "clk: mediatek: new mt8189 driver", "version": 2, "mbox": "http://patchwork.ozlabs.org/series/492497/mbox/" } ], "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2197490/checks/", "tags": {}, "headers": { "Return-Path": "<u-boot-bounces@lists.denx.de>", "X-Original-To": "incoming@patchwork.ozlabs.org", "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=baylibre-com.20230601.gappssmtp.com\n header.i=@baylibre-com.20230601.gappssmtp.com header.a=rsa-sha256\n header.s=20230601 header.b=ZUAAqKG0;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de\n (client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; helo=phobos.denx.de;\n envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org)", "phobos.denx.de;\n dmarc=none (p=none dis=none) header.from=baylibre.com", "phobos.denx.de;\n spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de", "phobos.denx.de;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=baylibre-com.20230601.gappssmtp.com\n header.i=@baylibre-com.20230601.gappssmtp.com header.b=\"ZUAAqKG0\";\n\tdkim-atps=neutral", "phobos.denx.de;\n dmarc=none (p=none dis=none) header.from=baylibre.com", "phobos.denx.de;\n spf=pass smtp.mailfrom=dlechner@baylibre.com" ], "Received": [ "from phobos.denx.de (phobos.denx.de\n [IPv6:2a01:238:438b:c500:173d:9f52:ddab:ee01])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fFws24J1jz1xwr\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 18 Feb 2026 10:31:50 +1100 (AEDT)", "from h2850616.stratoserver.net (localhost [IPv6:::1])\n\tby phobos.denx.de (Postfix) with ESMTP id D054C83E36;\n\tWed, 18 Feb 2026 00:31:19 +0100 (CET)", "by phobos.denx.de (Postfix, from userid 109)\n id 739D383D17; Wed, 18 Feb 2026 00:31:18 +0100 (CET)", "from mail-ot1-x332.google.com (mail-ot1-x332.google.com\n [IPv6:2607:f8b0:4864:20::332])\n (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits))\n (No client certificate requested)\n by phobos.denx.de (Postfix) with ESMTPS id 46ABB83C72\n for <u-boot@lists.denx.de>; Wed, 18 Feb 2026 00:31:16 +0100 (CET)", "by mail-ot1-x332.google.com with SMTP id\n 46e09a7af769-7d4c543472fso237883a34.1\n for <u-boot@lists.denx.de>; Tue, 17 Feb 2026 15:31:16 -0800 (PST)", "from [127.0.1.1] ([2600:8803:e7e4:500:b8c6:5b3:8109:1f08])\n by smtp.gmail.com with ESMTPSA id\n 46e09a7af769-7d4c7288d34sm11122198a34.18.2026.02.17.15.31.14\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 17 Feb 2026 15:31:14 -0800 (PST)" ], "X-Spam-Checker-Version": "SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de", "X-Spam-Level": "", "X-Spam-Status": "No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED,\n DKIM_VALID,RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_PASS autolearn=ham\n autolearn_force=no version=3.4.2", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1771371075;\n x=1771975875;\n darn=lists.denx.de;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to; bh=MUSW1DaiGytnTZp2hgkaUf3zlAex+jo8UYLGSV/7MHA=;\n b=ZUAAqKG0zmT0oaRnNPtdwUD1/KUMOU5BwEF57KeWHBsIRF8T3uvS0Tl8SAz4PMi6Zh\n XWO6mxIWAMyvJi8TIo9s1HaWY50BO6IDSY+ePUZ9RXFvlsR/Uh/fACeXdfAV56deszQh\n /vUjSHh/V+Sq+Ia9j/XR37bRo/QSR2UBgbzw8ds/73u77w+yAhkUHX+F96l+b1OPcmo6\n fWJ4l3r3s7vW8KR/ZWyygUD0nUM3UIwjjAeyCIAHKyrtjrI3y7b5nEGmzR49xWINSzX+\n 9qsESmIjT24H1UMlWk+g//9bm3vlxe3ZFx0m01MPS9Az3xogFbE773uj2sjZ3MvBdDkn\n 8pXQ==", "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1771371075; x=1771975875;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=MUSW1DaiGytnTZp2hgkaUf3zlAex+jo8UYLGSV/7MHA=;\n b=NLMFtLENiBP41cTuEAoxhBXCnuA/C8eFe0KmrTbWGSMeEugRa5w/G6WT5dnIrdsCmy\n B94UKwqn9eqQowQNgpUWYyO4XFFTQibRTYYwd6Inf1jvG3qcPwuPmjUwxZIybnFq/dPn\n hP3kM7dbmN5UGbhniZyxnIiP7sLQuBF+gdLOwd3QKwhDDA+1JQqzI5nLfnK2rCw2DiCA\n 70DgmzTlDSxaZie0CKoLNKRZGzfFhH+ITssTgF1xRuN710uEVhcT4eyGU0NEERgYr5aK\n pafmXrFFfXlYqS7GeodnCzTtTkG14hnaRtWOZLyjButoNeNSFZiubpynUGCgUBa/+hVN\n 21kA==", "X-Forwarded-Encrypted": "i=1;\n AJvYcCXqzdRDgrJBMT2H9C0qSqsrg/RXw7JsA2gUnZAVqZgjqlSJlDjPsyyl4X2ia5Yz+K0tM1XxqrY=@lists.denx.de", "X-Gm-Message-State": "AOJu0YwGPGCPIz2yzsEe6GLO8iQLuVYlOwuEshJRxC8W1uIYGisNNCOG\n nz5zGigsmq00pobuMV+Cju64e6eae8nZNnvH/p7Aznt/Z+6LRXRysoazSiWmtuFiSmrGpNeVh+s\n A38I3", "X-Gm-Gg": "AZuq6aJ1fx6z8suXKajkKqZ7JhHTuKxyNlAdDH5HZ7Z8iRlWE0A7uZPjXyjdMJ3QAvp\n DfApKX6+yVzJdFMIP7DkAjqaOzn1VZWj72riJHsPbaMvtRE4wsGcas3tFjTpquzhrAC1B34P5xL\n tP3+0uALi6qmGyaONomTM+rkS5JIPN4GR+402++sobZ6FPr6WZgh3K/VVb081ziZQIRzTsbXg/S\n +K3pxUTBSkhTAWcKUVa8w/SpfK/ejccEfwtSNFgoto5Fm8JdCXPlNOShw5oJ7ykYEogSP3tQ02t\n oRCQdjAhCh8Y0kbDHJ6cXX8YrNX0UehefzUANgPqvq4KD5u8FJ6MoM9+BdZlu0z9Q/eqM9kzxT7\n D7B3+fCFF1NV7ETSx4crSxUehUJaulVcc+oZRTo+pJS/nY9WbzWwZCK1dDNvJkp1sLD6/92dbub\n mmY/qzgsMDOEdLxQzcdOd6TpucKg==", "X-Received": "by 2002:a05:6830:40ca:b0:7d1:9574:db9a with SMTP id\n 46e09a7af769-7d50629f69emr79336a34.12.1771371075040;\n Tue, 17 Feb 2026 15:31:15 -0800 (PST)", "From": "David Lechner <dlechner@baylibre.com>", "Date": "Tue, 17 Feb 2026 17:30:11 -0600", "Subject": "[PATCH v2 4/7] clk: mediatek: add CLK_PARENT_EXT", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "Message-Id": "<20260217-mtk-mt8189-clocks-v2-4-cd381cd05251@baylibre.com>", "References": "<20260217-mtk-mt8189-clocks-v2-0-cd381cd05251@baylibre.com>", "In-Reply-To": "<20260217-mtk-mt8189-clocks-v2-0-cd381cd05251@baylibre.com>", "To": "Lukasz Majewski <lukma@denx.de>, Ryder Lee <ryder.lee@mediatek.com>,\n Weijie Gao <weijie.gao@mediatek.com>,\n Chunfeng Yun <chunfeng.yun@mediatek.com>,\n Igor Belwon <igor.belwon@mentallysanemainliners.org>,\n GSS_MTK_Uboot_upstream <GSS_MTK_Uboot_upstream@mediatek.com>,\n Tom Rini <trini@konsulko.com>", "Cc": "Julien Stephan <jstephan@baylibre.com>, u-boot@lists.denx.de,\n David Lechner <dlechner@baylibre.com>", "X-Mailer": "b4 0.14.3", "X-Developer-Signature": "v=1; a=openpgp-sha256; l=3908; i=dlechner@baylibre.com;\n h=from:subject:message-id;\n bh=72FAPUqL2IKBdswijnUNc/k57fkdXxHVkljNwK2s+1o=;\n b=owEBhAF7/pANAwAKAcLMIAH/AY/AAcsmYgBplPojYFUP4h+/cIzbvKIl1XzQru16JYMAoGEkJ\n Wu3ivViZNuJAUoEAAEKADQWIQTsGNmeYg6D1pzYaJjCzCAB/wGPwAUCaZT6IxYcZGxlY2huZXJA\n YmF5bGlicmUuY29tAAoJEMLMIAH/AY/A6oAIAIF55F2pfFjTPEqxAuJ7dtySBnGdRHFxzS4oOh0\n yy582fI844gA2Q1gTxU1HoiecHWRxAkM7TNTAaOxNVFjAj6gukJq0P5zlgKO5cNwibo8hyO0xEj\n 5BWd2eUrJisjfqcR76feaHHl2PSAu2Keto8vznQo8ABCzGe2LM6Rm0VzFvw0O+EY6VH6OlUY1DA\n PUqOy5E9HSxs6E52yg27CcPVoGItAJgU9vZVjd0CB7Aj7ZrCw+wmVGMGFBGHF608fauMjVOgLSb\n zlNOwr9ZL8OVhoL3pYzcZD/fs9umj1eayH/p9DqPcQUnjM/OG0cjJlaUweGbu6LOuHV7GPPyV06\n xglY=", "X-Developer-Key": "i=dlechner@baylibre.com; a=openpgp;\n fpr=8A73D82A6A1F509907F373881F8AF88C82F77C03", "X-BeenThere": "u-boot@lists.denx.de", "X-Mailman-Version": "2.1.39", "Precedence": "list", "List-Id": "U-Boot discussion <u-boot.lists.denx.de>", "List-Unsubscribe": "<https://lists.denx.de/options/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=unsubscribe>", "List-Archive": "<https://lists.denx.de/pipermail/u-boot/>", "List-Post": "<mailto:u-boot@lists.denx.de>", "List-Help": "<mailto:u-boot-request@lists.denx.de?subject=help>", "List-Subscribe": "<https://lists.denx.de/listinfo/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=subscribe>", "Errors-To": "u-boot-bounces@lists.denx.de", "Sender": "\"U-Boot\" <u-boot-bounces@lists.denx.de>", "X-Virus-Scanned": "clamav-milter 0.103.8 at phobos.denx.de", "X-Virus-Status": "Clean" }, "content": "Add support for external clock parent type in MediaTek clock driver to\nallow multiple external clock sources.\n\nThis is intended to eventually replace CLK_PARENT_XTAL which only allows\na single external clock source. Replacing CLK_PARENT_XTAL is not trivial\nsince it would required touching all chip-specific drivers. So that is\nsaved for another day.\n\nBefore this change, the only way to add additional external clocks was\nto use a clock ID mapping and add the external clock in the fixed clocks\nportion of the CLK_PARENT_TOPCKGEN clocks. After this change, such hacks\nare no longer necessary and external clocks can be added in a cleaner\nway.\n\nSigned-off-by: David Lechner <dlechner@baylibre.com>\n---\n drivers/clk/mediatek/clk-mtk.c | 17 +++++++++++++++++\n drivers/clk/mediatek/clk-mtk.h | 8 ++++++--\n 2 files changed, 23 insertions(+), 2 deletions(-)", "diff": "diff --git a/drivers/clk/mediatek/clk-mtk.c b/drivers/clk/mediatek/clk-mtk.c\nindex 3bd9021b9cf..6f7e2144332 100644\n--- a/drivers/clk/mediatek/clk-mtk.c\n+++ b/drivers/clk/mediatek/clk-mtk.c\n@@ -168,6 +168,14 @@ static int mtk_gate_disable(void __iomem *base, const struct mtk_gate *gate)\n \treturn 0;\n }\n \n+static ulong mtk_ext_clock_get_rate(const struct mtk_clk_tree *tree, int id)\n+{\n+\tif (!tree->ext_clk_rates || id >= tree->num_ext_clks)\n+\t\treturn -ENOENT;\n+\n+\treturn tree->ext_clk_rates[id];\n+}\n+\n /*\n * In case the rate change propagation to parent clocks is undesirable,\n * this function is recursively called to find the parent to calculate\n@@ -235,6 +243,8 @@ static ulong mtk_find_parent_rate(struct mtk_clk_priv *priv, struct clk *clk,\n \t\tbreak;\n \tcase CLK_PARENT_XTAL:\n \t\treturn priv->tree->xtal_rate;\n+\tcase CLK_PARENT_EXT:\n+\t\treturn mtk_ext_clock_get_rate(priv->tree, parent);\n \tdefault:\n \t\tparent_dev = NULL;\n \t\tbreak;\n@@ -337,6 +347,9 @@ static void mtk_clk_print_parent(const char *prefix, int parent, u32 flags)\n \tcase CLK_PARENT_XTAL:\n \t\tparent_type_str = \"xtal\";\n \t\tbreak;\n+\tcase CLK_PARENT_EXT:\n+\t\tparent_type_str = \"ext\";\n+\t\tbreak;\n \tcase CLK_PARENT_MIXED:\n \t\tparent_type_str = \"mixed\";\n \t\tbreak;\n@@ -1027,6 +1040,8 @@ static ulong mtk_infrasys_get_rate(struct clk *clk)\n \t\t */\n \t\telse if (gate->flags & CLK_PARENT_XTAL)\n \t\t\treturn priv->tree->xtal_rate;\n+\t\telse if (gate->flags & CLK_PARENT_EXT)\n+\t\t\treturn mtk_ext_clock_get_rate(priv->tree, gate->parent);\n \n \t\trate = mtk_clk_find_parent_rate(clk, gate->parent, parent);\n \t}\n@@ -1143,6 +1158,8 @@ static ulong mtk_clk_gate_get_rate(struct clk *clk)\n \t */\n \t} else if (gate->flags & CLK_PARENT_XTAL) {\n \t\treturn priv->tree->xtal_rate;\n+\t} else if (gate->flags & CLK_PARENT_EXT) {\n+\t\treturn mtk_ext_clock_get_rate(priv->tree, gate->parent);\n \t}\n \n \treturn mtk_clk_find_parent_rate(clk, gate->parent, parent);\ndiff --git a/drivers/clk/mediatek/clk-mtk.h b/drivers/clk/mediatek/clk-mtk.h\nindex f3d2377aee4..c6874445dbe 100644\n--- a/drivers/clk/mediatek/clk-mtk.h\n+++ b/drivers/clk/mediatek/clk-mtk.h\n@@ -34,12 +34,13 @@\n #define CLK_PARENT_TOPCKGEN\t\tBIT(5)\n #define CLK_PARENT_INFRASYS\t\tBIT(6)\n #define CLK_PARENT_XTAL\t\t\tBIT(7)\n+#define CLK_PARENT_EXT\t\t\tBIT(8)\n /*\n * For CLK_PARENT_MIXED to correctly work, is required to\n * define in clk_tree flags the clk type using the alias.\n */\n-#define CLK_PARENT_MIXED\t\tBIT(8)\n-#define CLK_PARENT_MASK\t\t\tGENMASK(8, 4)\n+#define CLK_PARENT_MIXED\t\tBIT(9)\n+#define CLK_PARENT_MASK\t\t\tGENMASK(9, 4)\n \n #define ETHSYS_HIFSYS_RST_CTRL_OFS\t0x34\n \n@@ -255,6 +256,9 @@ struct mtk_gate {\n struct mtk_clk_tree {\n \tunsigned long xtal_rate;\n \tunsigned long xtal2_rate;\n+\t/* External fixed clocks - excluded from mapping. */\n+\tconst ulong *ext_clk_rates;\n+\tconst int num_ext_clks;\n \t/*\n \t * Clock IDs may be remapped with an auxiliary table. Enable this by\n \t * defining .id_offs_map and .id_offs_map_size. This is needed e.g. when\n", "prefixes": [ "v2", "4/7" ] }