Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/1.0/patches/2175147/?format=api
{ "id": 2175147, "url": "http://patchwork.ozlabs.org/api/1.0/patches/2175147/?format=api", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/1.0/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20251217-eyeq6lplus-v1-2-e9cdbd3af4c2@bootlin.com>", "date": "2025-12-17T13:35:52", "name": "[02/13] dt-bindings: soc: mobileye: Add EyeQ6Lplus OLB", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "8b05a9199d06b3520004ac01c460a39db8055829", "submitter": { "id": 91083, "url": "http://patchwork.ozlabs.org/api/1.0/people/91083/?format=api", "name": "Benoît Monin", "email": "benoit.monin@bootlin.com" }, "delegate": null, "mbox": "http://patchwork.ozlabs.org/project/linux-gpio/patch/20251217-eyeq6lplus-v1-2-e9cdbd3af4c2@bootlin.com/mbox/", "series": [ { "id": 485688, "url": "http://patchwork.ozlabs.org/api/1.0/series/485688/?format=api", "date": "2025-12-17T13:35:54", "name": "Introducing the Mobileye EyeQ6Lplus SoC", "version": 1, "mbox": "http://patchwork.ozlabs.org/series/485688/mbox/" } ], "check": "pending", "checks": "http://patchwork.ozlabs.org/api/patches/2175147/checks/", "tags": {}, "headers": { "Return-Path": "\n <linux-gpio+bounces-29699-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=bootlin.com header.i=@bootlin.com header.a=rsa-sha256\n header.s=dkim header.b=koUragWV;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-gpio+bounces-29699-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com\n header.b=\"koUragWV\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=185.246.84.56", "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=bootlin.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=bootlin.com" ], "Received": [ "from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4dWZd65PX4z1xty\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 18 Dec 2025 00:38:34 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id B7E003008BF9\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 17 Dec 2025 13:38:16 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 652AA33B97F;\n\tWed, 17 Dec 2025 13:36:25 +0000 (UTC)", "from smtpout-02.galae.net (smtpout-02.galae.net [185.246.84.56])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 1AE083491F2;\n\tWed, 17 Dec 2025 13:36:22 +0000 (UTC)", "from smtpout-01.galae.net (smtpout-01.galae.net [212.83.139.233])\n\tby smtpout-02.galae.net (Postfix) with ESMTPS id E73D81A2288;\n\tWed, 17 Dec 2025 13:36:15 +0000 (UTC)", "from mail.galae.net (mail.galae.net [212.83.136.155])\n\tby smtpout-01.galae.net (Postfix) with ESMTPS id BCBFD6072F;\n\tWed, 17 Dec 2025 13:36:15 +0000 (UTC)", "from [127.0.0.1] (localhost [127.0.0.1]) by localhost (Mailerdaemon)\n with ESMTPSA id 46B08102F0ACD;\n\tWed, 17 Dec 2025 14:36:12 +0100 (CET)" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1765978585; cv=none;\n b=i/Wfc+MLCNH3d7voDkR+TjO59r+ACn5y8BbvrFUuUwSxesILHK532J27MdMV8BxD6ujZAgvuYqEgGVm9dTQR/XmtW4Odb2nXckocIeI+OxyvPn0pO6Bx01pafqoy/UC7GjzOlFGDl5g/cwgtImkE6EeGSyKTfsrxf+Ed1sPqXgs=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1765978585; c=relaxed/simple;\n\tbh=o+GupeOY+r8YgZyrxObSLVD5EDmnxFMJhuyE/zSzo5A=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=N7j8jOTZaFvaHMIWx+Tl6PfqKRnpEzfK0dl1xSDXRongvAX2m4hwxFw49NZkBEkhp2BVfASbYilQY8l1yebOMbgb3hUfp/2qGZaZcqO0Y7Kbioe0+75afXG26fDKlJOo/mBfOaNdYGf8se28N9BbhxxznvmowZhoGuvn+sEMAk8=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=bootlin.com;\n spf=pass smtp.mailfrom=bootlin.com;\n dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com\n header.b=koUragWV; arc=none smtp.client-ip=185.246.84.56", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=dkim;\n\tt=1765978573; h=from:subject:date:message-id:to:cc:mime-version:content-type:\n\t content-transfer-encoding:in-reply-to:references;\n\tbh=wJxpBB208Og7ZQlj+uLD1FyOcfIwt0XO1SwVAEfmt+E=;\n\tb=koUragWVKqMauhHvBk2M5mCyonIS/bLwFPekO8yZSjZBUrMYwRw13+uqyT4vAdJkYvKPBX\n\tOKuo/rwYo+nHQGdbQepwzxaiVDWPGQbIPCrPiqMclN5U3MSIsImgDrdBYgqRRwMhTXW+FS\n\tvRnJI2iByHgKkKyn5WgIWh9K2zcYExrnA7VuzcrQQfCtqnWmq8kyo36i+Zfl9yksaHd0aa\n\tfwtFfua8Oyr73ZJPraPB9UkC9lhUrzKVcMnA56LB5s2C7VrYgGWNaAzG5QTSr7ohqxuNuW\n\tiBSMtKsfMokedl4BSEonVK054DsQtqHCt79Nlhbzf1cU8anRbtt8yx4UKb+5/g==", "From": "=?utf-8?q?Beno=C3=AEt_Monin?= <benoit.monin@bootlin.com>", "Date": "Wed, 17 Dec 2025 14:35:52 +0100", "Subject": "[PATCH 02/13] dt-bindings: soc: mobileye: Add EyeQ6Lplus OLB", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "8bit", "Message-Id": "<20251217-eyeq6lplus-v1-2-e9cdbd3af4c2@bootlin.com>", "References": "<20251217-eyeq6lplus-v1-0-e9cdbd3af4c2@bootlin.com>", "In-Reply-To": "<20251217-eyeq6lplus-v1-0-e9cdbd3af4c2@bootlin.com>", "To": "Vladimir Kondratiev <vladimir.kondratiev@mobileye.com>,\n Gregory CLEMENT <gregory.clement@bootlin.com>,\n =?utf-8?q?Th=C3=A9o_Lebrun?= <theo.lebrun@bootlin.com>,\n Thomas Bogendoerfer <tsbogend@alpha.franken.de>,\n Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>,\n Michael Turquette <mturquette@baylibre.com>,\n Stephen Boyd <sboyd@kernel.org>, Philipp Zabel <p.zabel@pengutronix.de>,\n Linus Walleij <linusw@kernel.org>", "Cc": "Thomas Petazzoni <thomas.petazzoni@bootlin.com>,\n Tawfik Bayouk <tawfik.bayouk@mobileye.com>, linux-mips@vger.kernel.org,\n devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,\n linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org, =?utf-8?q?Beno?=\n\t=?utf-8?q?=C3=AEt_Monin?= <benoit.monin@bootlin.com>", "X-Mailer": "b4 0.14.3", "X-Last-TLS-Session-Version": "TLSv1.3" }, "content": "The \"Other Logic Block\" found in the EyeQ6Lplus from Mobileye provides\nvarious functions for the controllers present in the SoC.\n\nThe OLB produces 22 clocks derived from its input, which is connected\nto the main oscillator of the SoC.\n\nIt provides reset signals via two reset domains.\n\nIt also controls 32 pins to be either a GPIO or an alternate function.\n\nSigned-off-by: Benoît Monin <benoit.monin@bootlin.com>\n---\n .../soc/mobileye/mobileye,eyeq6lplus-olb.yaml | 208 +++++++++++++++++++++\n .../dt-bindings/clock/mobileye,eyeq6lplus-clk.h | 37 ++++\n 2 files changed, 245 insertions(+)", "diff": "diff --git a/Documentation/devicetree/bindings/soc/mobileye/mobileye,eyeq6lplus-olb.yaml b/Documentation/devicetree/bindings/soc/mobileye/mobileye,eyeq6lplus-olb.yaml\nnew file mode 100644\nindex 000000000000..8334876cf4e6\n--- /dev/null\n+++ b/Documentation/devicetree/bindings/soc/mobileye/mobileye,eyeq6lplus-olb.yaml\n@@ -0,0 +1,208 @@\n+# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)\n+%YAML 1.2\n+---\n+$id: http://devicetree.org/schemas/soc/mobileye/mobileye,eyeq6lplus-olb.yaml#\n+$schema: http://devicetree.org/meta-schemas/core.yaml#\n+\n+title: Mobileye EyeQ6Lplus SoC system controller\n+\n+maintainers:\n+ - Benoît Monin <benoit.monin@bootlin.com>\n+ - Grégory Clement <gregory.clement@bootlin.com>\n+ - Théo Lebrun <theo.lebrun@bootlin.com>\n+ - Vladimir Kondratiev <vladimir.kondratiev@mobileye.com>\n+\n+description:\n+ OLB (\"Other Logic Block\") is a hardware block grouping smaller blocks.\n+ Clocks, resets, pinctrl are being handled from here. EyeQ6Lplus hosts\n+ a single instance providing 22 clocks, two reset domains and one bank\n+ of 32 pins.\n+\n+properties:\n+ compatible:\n+ items:\n+ - const: mobileye,eyeq6lplus-olb\n+ - const: syscon\n+\n+ reg:\n+ maxItems: 1\n+\n+ '#reset-cells':\n+ description:\n+ First cell is reset domain index.\n+ Second cell is reset index inside that domain.\n+ const: 2\n+\n+ '#clock-cells':\n+ const: 1\n+\n+ clocks:\n+ maxItems: 1\n+ description:\n+ Input parent clock to all PLLs. Expected to be the main crystal.\n+\n+ clock-names:\n+ const: ref\n+\n+patternProperties:\n+ '-pins?$':\n+ type: object\n+ description: Pin muxing configuration.\n+ $ref: /schemas/pinctrl/pinmux-node.yaml#\n+ additionalProperties: false\n+ properties:\n+ pins: true\n+ function:\n+ enum: [gpio, timer0, timer1, uart_ssi, spi0, uart0, timer2, timer3,\n+ timer_ext0, spi1, timer_ext1, ext_ref_clk, mipi_ref_clk]\n+ bias-disable: true\n+ bias-pull-down: true\n+ bias-pull-up: true\n+ drive-strength: true\n+ required:\n+ - pins\n+ - function\n+ allOf:\n+ - if:\n+ properties:\n+ function:\n+ const: gpio\n+ then:\n+ properties:\n+ pins:\n+ items: # PA0 - PA31\n+ pattern: '^(PA[1,2]?[0-9]|PA3[0,1])$'\n+ - if:\n+ properties:\n+ function:\n+ const: timer0\n+ then:\n+ properties:\n+ pins:\n+ items:\n+ enum: [PA0, PA1]\n+ - if:\n+ properties:\n+ function:\n+ const: timer1\n+ then:\n+ properties:\n+ pins:\n+ items:\n+ enum: [PA2, PA3]\n+ - if:\n+ properties:\n+ function:\n+ const: uart_ssi\n+ then:\n+ properties:\n+ pins:\n+ items:\n+ enum: [PA4, PA5]\n+ - if:\n+ properties:\n+ function:\n+ const: spi0\n+ then:\n+ properties:\n+ pins:\n+ items:\n+ enum: [PA6, PA7, PA8, PA9, PA10]\n+ - if:\n+ properties:\n+ function:\n+ const: uart0\n+ then:\n+ properties:\n+ pins:\n+ items:\n+ enum: [PA11, PA12]\n+ - if:\n+ properties:\n+ function:\n+ const: timer2\n+ then:\n+ properties:\n+ pins:\n+ items:\n+ enum: [PA13, PA14]\n+ - if:\n+ properties:\n+ function:\n+ const: timer3\n+ then:\n+ properties:\n+ pins:\n+ items:\n+ enum: [PA15, PA16]\n+ - if:\n+ properties:\n+ function:\n+ const: timer_ext0\n+ then:\n+ properties:\n+ pins:\n+ items:\n+ enum: [PA17, PA18, PA19, PA20]\n+ - if:\n+ properties:\n+ function:\n+ const: spi1\n+ then:\n+ properties:\n+ pins:\n+ items:\n+ enum: [PA21, PA22, PA23, PA24, PA25]\n+ - if:\n+ properties:\n+ function:\n+ const: timer_ext1\n+ then:\n+ properties:\n+ pins:\n+ items:\n+ enum: [PA26, PA27, PA28, PA29]\n+ - if:\n+ properties:\n+ function:\n+ const: ext_ref_clk\n+ then:\n+ properties:\n+ pins:\n+ items:\n+ enum: [PA30]\n+ - if:\n+ properties:\n+ function:\n+ const: mipi_ref_clk\n+ then:\n+ properties:\n+ pins:\n+ items:\n+ enum: [PA31]\n+\n+required:\n+ - compatible\n+ - reg\n+ - '#clock-cells'\n+ - clocks\n+ - clock-names\n+ - '#reset-cells'\n+\n+additionalProperties: false\n+\n+examples:\n+ - |\n+ soc {\n+ #address-cells = <2>;\n+ #size-cells = <2>;\n+\n+ system-controller@e8400000 {\n+ compatible = \"mobileye,eyeq6lplus-olb\", \"syscon\";\n+ reg = <0 0xe8400000 0x0 0x80000>;\n+ #reset-cells = <2>;\n+ #clock-cells = <1>;\n+ clocks = <&xtal>;\n+ clock-names = \"ref\";\n+ };\n+ };\ndiff --git a/include/dt-bindings/clock/mobileye,eyeq6lplus-clk.h b/include/dt-bindings/clock/mobileye,eyeq6lplus-clk.h\nnew file mode 100644\nindex 000000000000..20d84ee24ad5\n--- /dev/null\n+++ b/include/dt-bindings/clock/mobileye,eyeq6lplus-clk.h\n@@ -0,0 +1,37 @@\n+/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */\n+/*\n+ * Copyright (C) 2025 Mobileye Vision Technologies Ltd.\n+ */\n+\n+#ifndef _DT_BINDINGS_CLOCK_MOBILEYE_EYEQ6LPLUS_CLK_H\n+#define _DT_BINDINGS_CLOCK_MOBILEYE_EYEQ6LPLUS_CLK_H\n+\n+#define EQ6LPC_PLL_CPU\t\t0\n+#define EQ6LPC_PLL_DDR\t\t1\n+#define EQ6LPC_PLL_PER\t\t2\n+#define EQ6LPC_PLL_VDI\t\t3\n+#define EQ6LPC_PLL_ACC\t\t4\n+\n+#define EQ6LPC_CPU_OCC\t\t5\n+\n+#define EQ6LPC_ACC_VDI\t\t6\n+#define EQ6LPC_ACC_OCC\t\t7\n+#define EQ6LPC_ACC_FCMU\t\t8\n+\n+#define EQ6LPC_DDR_OCC\t\t9\n+\n+#define EQ6LPC_PER_OCC\t\t10\n+#define EQ6LPC_PER_I2C_SER\t11\n+#define EQ6LPC_PER_PCLK\t\t12\n+#define EQ6LPC_PER_TSU\t\t13\n+#define EQ6LPC_PER_OSPI\t\t14\n+#define EQ6LPC_PER_GPIO\t\t15\n+#define EQ6LPC_PER_TIMER\t16\n+#define EQ6LPC_PER_I2C\t\t17\n+#define EQ6LPC_PER_UART\t\t18\n+#define EQ6LPC_PER_SPI\t\t19\n+#define EQ6LPC_PER_PERIPH\t20\n+\n+#define EQ6LPC_VDI_OCC\t\t21\n+\n+#endif\n", "prefixes": [ "02/13" ] }